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ABSTRACT 
Traditional design tools based on geometric 
representations do not provide an adequate base from which 
to construct and verify silicon implementations of complex 
systems. More comprehensive structural, physical and 
behavioural descriptions must be developed from 
appropriate representations. This thesis proposes models 
which may be used to construct unified and consistent 
descriptions of the structural, physical and behavioural 
attributes of a design. 	It also discusses a method of 
capturing these descriptions using a textual 
representation embedded in an object oriented programming 
language. A range of subsystems have been implemented 
within a design environment tailored to the proposed 
models of the design activity. In addition to the typical 
graphical feedback and mask making oriented output a 
comprehensive list of verification procedures has been 
integrated into the system. These include dimensional 
design rule checking, electrical calculations, 
connectivity verification and simulation at a number of 
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1 . INTRODUCTION 
The objective of this thesis is to show how a Very 
Large Scale Integrated Circuit (VLSI) design may be 
described by a set of models such that it may be verified 
to a high level of confidence before reaching fabrication. 
This approach depends on the full and consistent 
description of the design at all hierarchical levels of 
abstraction from primitive wires and components through to 
progressively larger blocks. It is argued that a design 
system must be aware of the structural, physical and 
behavioural characteristics of the design in order to 
perform reliable verification procedures directly on the 
single, unified design description. 	An object oriented, 
general purpose, programming language, SIMULA, is used to 
construct a design environment or system (ICSYS) in which, 
through the use of procedural modelling, the design 
description can be built and verified. 
Integrated circuits (ICs) are used in a wide range of 
application areas, from microprocessors to analogue 
devices, and are implemented in a large number of 
technologies e.g. emitter coupled logic (ECL), several 
types of metal—oxide semiconductors (MOS) and silicon on 
sapphire (SOS) . This thesis deals with the modelling and 
verification of the structured IC design of digital 
systems and subsystems in n—channel silicon gate MOS 
(NMOS) [Mead80]. 	However, it is believed that this 
approach is relevant to other design styles and other 
technologies and even completely different disciplines. 
By concentrating on the particular design task named it is 
shown that complete and detailed program models of the 
primitives and hierarchical levels of the design can be 
used to describe and verify the physical, structural and 
behavioural design intent. 
Integrated circuits have been designed for the past 20 
years, until recently most commonly by hand using mylar 
and coloured pencils. The need for computer aids arose 
from the increasing number of transistors that can be 
packed onto a silicon chip, currently around 100000. The 
rate of increase in density is expected to remain constant 
for some time [Moore75] (Figure 1-1) and extrapolates to 











FIGURE 1-1. MCDRE'S LAW. 
The increasing size and complexity of the design task 
has necessitated the use of computer aids. They were 
first employed in digitising, plotting and the production 
of tapes to describe mask geometries for fabrication. 
Verification of the design was performed manually by the 
designer. The size of the problem has made this approach 
untenable. Design errors result in wasteful fabrication 
runs, and therefore cost time and money, while more 
sophisticated computer aids and cheaper computing power 
have combined to make the use of automatic verification 
procedures before fabrication the more cost effective 
solution. It is interesting to note that computer based 
verification has itself become economically more 
attractive as a result of the advances made in 
microelectronics and the subsequent reduction in the cost 
of computers. 
Traditional verification procedures include dimensional 
and electrical design rule checking and simulation at the 
circuit, logic and functional level. 	It will be argued 
that typical design practice, by concentrating on the 
physical, or geometric, description of the circuit, does 
not provide sufficient information for the reliable 
operation of the required verification procedures; the 
connectivity of the circuit components and a description 
of their expected behaviour is also necessary. Simulation 
illustrates this point most clearly. This argument will 
be expanded in Section 1.2. 	For the purposes of this 
introduction it is enough to assert that the complete 
description of an IC design must employ three descriptive 
domains viz, physical, structural and behavioural. 
The thesis also concentrates on a particular design 
style. 	Structured design is not a new idea. The much 
heralded structured programming techniques [Dah172] are 
simply one realisation of the generalised philosophy of 
structured design. Structured design of VLSI may be 
regarded as its hardware equivalent [Gray79B]. As 
structured programming evolved to control the complexity 
of large software systems, so structured design is 
evolving to control the complexity of VLSI design. 
VLSI design exhibits a number of characteristics which 
make it a different discipline from LSI design. The most 
crucial design constraint in LSI is packing density; in 
VLSI it is control of complexity. Naturally, circuit 
density continues to be important in VLSI design but the 
partitioning of the design and the management of 
interconnect are major problems. This is due to their 
effect on the likelyhood of the design's correctness and 
the achievement of a reasonable design time. With respect 
to design aids the movement from LSI to VLSI should see 
the development of techniques based on structured design 
principles and a more rigorous approach to verification. 
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At low levels of integration e.g. MSI and SSI, it is 
necessary to partition a design over a number of chips. 
Unfortunately this procedure tends to separate the 
physical and logical design, complicating the designer's 
task and the operation of any computerised design aids. 
It is predicted that VLSI will remove this necessity and 
that a single silicon surface will be sufficient space in 
which to implement a reasonably complex function. This 
technological advance simplifies the relationship between 
the logical design and the physical design and should lead 
to improvements in the quality of design aids. 
The remainder of this chapter consists of three 
sections which provide a background for the thesis. The 
first contains a review of the diversity of manual and 
automatic techniques employed in the design of integrated 
circuits and shows how the structured design methodology 
advocated in this thesis fits into the taxonomy. The 
second section is devoted to design description and 
discusses the nature of the structural, physical and 
behavioural domains in which the design primitives are 
defined. The last section completes the introduction with 
some general comments relating to the structured design 
methodology and IC descriptions. 
Traditional computer aided design systems and 
verification procedures are discussed in Chapter 2. This 
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provides an historical perspective from which to view the 
work described in the later chapters. 
The control of complexity demands a structured approach 
to the IC design process and this subject is treated in 
Chapter 3. Various guidelines are identified and 
analogies are drawn between structured programming and 
structured VLSI design. 
Chapter 14 describes the set of models chosen for IC 
design. Primitive components and block structure are 
obviously necessary but an additional and very important 
object, the coordinode, is also introduced. 	It provides 
the major unifying factor between the structural, physical 
and behavioural descriptive domains. 
Chapter 5 of the thesis progresses to the 
implementation details of a design system based on the 
models, methodology and verification procedures proposed 
in the earlier chapters. The use of the object oriented, 
general purpose programming language, SIMULA, is discussed 
and simple design examples are presented. 
The features of the design system are further explored 
in Chapter 6 where they are related to two non—trivial 
examples, a microprocessor data path and a shift register 
cell array. Examples are given of the system's 
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constructional and verification capabilities. 
The thesis ends with some conclusions to be drawn from 
this research, suggests directions for future work and 
discusses the limitations of the current approach and its 
implementation. 
A number of figures in the text use colour in 
representing IC designs as either artwork or stick 
diagrams. The colour assignments to layers are given in 
the following table. 
Layer 	 Colour 
Polysilicon 	 Red 
Diffusion 	 Green 
Metal 	 Blue 
Contacts 	 Black 
Implant 	 Black 
Note that the implant layer is often omitted from plots 
for the sake of clarity. 
1 . 1 IC DESIGN METHODOLOGIES 
Implementations of hardware systems as integrated 
circuits have been arrived at through a number of design 
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methodologies. These include custom design, uncommitted 
logic arrays (ULAs), programmable logic arrays (PLAs), 
standard cells, read only memories (ROMs), random access 
memories (RAMs) and structured design. 	It is useful to 
classify the various design styles in terms of the degree 
of regularity of their interconnect paths and the degree 
of variability of their basic component or cell sizes 




STRUCTURED 	 MEMORY 
DESIGN DESIGNS 
TRUE 	 STANDARD 	 GATE 
CUSTOM CELL. ARRAY 
VARIABLE 
VARIATION IN CELL SIZE 
FIGURE 1-2. CLASSIFICATION OF DESIGN STYLES. 
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In integrated circuits interconnect is a major cost - 
paths consume silicon area whereas logic virtually "comes 
for free" [Sutherland77]. 	Variability in cell size shows 
to what extent the topology of a design may be reflected 
in the underlying layout. Since designs include 
functional blocks of variable size, a design style which 
could match this variability should be more efficient in 
silicon area than one which cannot. Thus Figure 1-2 
indicates how well each design style is suited to the 
silicon medium. A description of each methodology 
justifies its placement in the classification. 
Custom design is the process by which a particular 
function is implemented manually in the minimum silicon 
area by one or more highly skilled designers. Most ICs 
currently in production have been designed using this 
philosophy, from high volume parts e.g. memories and 
microprocessors to the usually small volume parts designed 
on contract by a design facility such as the Wolfson 
Microelectronics Institute (WMI) at the University of 
Edinburgh. An example of this is the layout of a chip for 
driving a micrometer counter display (Figure 1-3). 
16 
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The concentration on minimising area is intended to 
maximise the yield in fabrication since the area of a 
design and its yield are closely linked [Oldham77, 
Mead801. A simple probabilistic model relating yield to 
chip area generates a Poisson distribution curve and it 
can be seen that a small increase in area can cause yield 
to drop sharply [Mead80]. 	The increasing size and 
complexity of integrated circuit designs has dictated a 
need for more regularity so that designs may be better 
partitioned and verified [Lattin79]. Whether this 
philosophy will result in a waste of silicon area and 
resultant reduction in yield is an open question and is of 
consuming interest to the semiconductor industry. 
Gate arrays, also known as uncommitted logic arrays 
(ULAs) , can be most usefully employed when minimising 
design time is more important than minimising silicon 
area. This is true for many low to medium volume parts. 
A ULA consists of clusters of devices which may be locally 
connected to perform one of several possible logic 
functions. These clusters are separated by channels 
through which interconnect paths may be routed e.g. a PMOS 
gate array designed in WMI (Figure 1 14) [Rose76]. 
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Thus although the original design may have included a 
number of levels of abstraction and been partitioned into 
several modules at each level, the structure is reduced to 
a single level of interconnect at the silicon surface. 
Part of the attraction of this process is that only the 
interconnect mask, or masks, must be defined for a 
particular design and since this function can be automated 
it gives great savings in both design time and mask making 
costs e.g. in IBM's master slice process [Heller771. 	The 
ratio of circuit density between a structured design and a 
gate array implementation has been investigated for a 
small set of chips. The structured designs were found to 
be more dense by a factor of between 3:1 and 6:1 
[Heller79A]. 
Programmable logic arrays (PLAs) are highly regular 
structures which can be configured to perform a particular 
logic function. They may often provide a more efficient 
implementation in terms of silicon area than the 
equivalent gate layout. Logic minimisation remains 
important to reduce the number of product terms and 
therefore the silicon area and delay associated with a PLA 
design [Weinberger79]. They may also be generated 
automatically from logic equations [Ayres79]. These 
features make PLAs an attractive method of realising some 
digital subsystem functions. A small PLA implementing a 
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It was constructed using code written by D. Johannsen 
under the LAP IC design system [Locanthi78]. 
The standard cell design technique [Persky76, Preas781 
allows a designer to choose cells containing 
implementations of particular functions from a library and 
specify interconnections between them. Layout may be 
manual or automatic. Since these predesigned cells may 
not perform exactly the function the designer requires and 
also because regular interconnect cannot in general be 
achieved, this design style trades flexibility and silicon 
area for lower design times and correct design at the 
subcell level. However, the predesigned cells should 
enable better density to be achieved than does a gate 
array realisation of the same function. The designer has 
the additional problem of matching the design hierarchy of 
a particular problem to that dictated by the cell library. 
The efficiency of this mapping is a key factor in the 
applicability of this type of methodology. 
Read only memories and random access memories are very 
highly regular memory structures which may be used to 
implement logic functions, usually with a high degree of 
redundancy [Blakeslee79]. 	Since this redundancy almost 
always implies a waste of silicon area it is not a 
technique that is applied as a matter of course. 
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Structured design [Mead80], as introduced in the last 
section, emphasises top—down, hierarchical, modular design 
techniques. Given this general approach some more 
specific guidelines can be identified for VLSI design. 
Wiring management is the central problem [Heller79B]. 
Wiring must be kept regular; random interconnect paths 
consume silicon area, destroy regularity and make correct 
design more difficult to achieve. Short paths preserve 
locality and promote tidy interfacing. 	Control, data and 
power/ground are the three logical strands from which the 
design is created. Assigning each to a preferred mask and 
direction effectively constrains the overall shape of the 
design e.g. in NMOS let power/ground run horizontally in 
metal, let data run horizontally in diffusion and let 
control run vertically in polysilicon. These assignments 
lead to designs such as the shift register array in Figure 
1-6 [Mead80]. 
23 
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FIGURE 1-6. SHIFT REGISTER ARRAY. 
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Since transistors are formed where polysilicon crosses 
diffusion, NMOS structured design typically has a 
rectangular appearance [Kung80]. 	A technology with three 
independent connect layers might have a tendency towards 
hexagonal cells which can be made to accommodate 
connections in three separate directions. 
Another feature of structured design, also associated 
with regularity of interconnect, is the specification of 
cells of identical pitch i.e. of the same physical 
dimension along their interconnect boundary. This 
facilitates the design of standardised interconnect 
schemes e.g. the power, ground and bus connections in the 
shift register array (Figure 1-6) or the 0M2 data path 
[Mead80 	c.f. Section 6.1.2. 	Thus the traditional 
placement and routing of the conventional standard cell 
approach is translated to abutting and stretching in the 
structured design methodology. Achieving this type of 
layout might seem to be at the expense of silicon area; 
all cells must be stretched to fit the largest. However, 
the absence of tortuous interconnect paths saves area and 
may overcome the losses at the lower level. Informal 
estimates put the gain at around 20% over small areas. 
The use of arrays and the emphasis on locality and 
regularity of interconnect makes possible a very direct 
relationship between the design hierarchy and the physical 
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hierarchy of implementation in silicon [Gray79A]. 	Modules 
are mapped onto unique partitions on the silicon surface. 
Descending the hierarchy identifies progressively smaller 
silicon areas and more limited functions. 
Finally, the methodology of structured design coupled 
with the increase in design complexity afforded by 
increasing circuit density makes it possible to think 
about novel architectures in terms of silicon layout - the 
most basic medium of implementation. Parallel processing, 
by pipelines or arrays, is an obvious example. An 
identification of the most suitable architecture for a 
specific algorithm allows the nature of a problem to be 
investigated to an extent that goes beyond the von Neumann 
model used at this time in algorithmic complexity studies 
[Mead8O]. 
One factor that must be taken into account in 
evaluating each of the design styles and in making 
comparisons between them is the level of maturity that 
each style and its associated CAD systems have reached. 
The completeness of the design methodology and system i.e. 
its degree of automation and amenability to verification 
may be regarded as a measure of its maturity. By this 
criterion the various automated gate array layout systems 
have advanced further along this route than most design 
systems. In particular, IBM have included design 
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guidelines which assure the testability of manufactured 
parts tCorreia77, Eichelberg771. 	The increasing 
complexity of systems causes grave problems in this area 
and where IBM have led, other design methodologies and 
systems must undoubtedly follow. PLAs are similarly 
amenable to automated layout [Ayres79] and can be a 
useful, speedily generated subsystem of a more primitively 
designed whole. Printed circuit board (PCB) placement and 
routing techniques have been developed over a number of 
years and lend some maturity to both gate array assignment 
and routing and to standard cell layouts. In the case of 
structured design computer aids have, until recently, been 
limited to those available for traditional custom design 
i.e. graphically based, geometric layout aids [Eades76] or 
simple graphic languages EEades76, Sproull801. The IC 
design system discussed in this thesis, together with the 
work at Caltech on silicon compilers and chip assemblers 
[Johannsen79, Tarolli791 c.f. Section 14.2, attempts to 
advance the design automation techniques associated with 
structured design to provide the designer with a set of 
powerful construction tools capable of dealing with VLSI 
complexity. 
1.2 IC DESIGN DESCRIPTIONS 
It is possible to identify three domains of design 
description viz, structural, physical and behavioural. 
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Each primitive component and each module at each level in 
the hierarchy has a description in all three of these 
domains. 
Structurally a design may be described in terms of nets 
and components, where components may be instances of other 
blocks or primitive components such as transistors 
[vanCleemput77]. 	It-may be visualised as boxes or special 
symbols representing components connected by lines 
representing nets (Figure 1-7). 
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FIGURE 1-7. NETS AND COMPONENTS. 
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The traditional logic diagram is one such structural 
description. Many IC designs are constructed from 
functional blocks which may be implemented as PLA5, ROMs, 
etc. or may be designed for some specialised task. 
Physically an integrated circuit design consists of 
patterns on particular masks. The defined areas may be 
represented as boxes, polygons and wires. At a higher 
level of abstraction, but still within a single IC, a 
design may be represented as abutting areas on the silicon 
surface (floor plan), each enclosing a separate module 
(Figure 1-8). Above the IC level other physical objects 
appear in the design viz, boards, racks and cabinets. 
These are part of the physical hierarchy [Bell78]. 
30 












FIGURE 1-8. DM2 FLOOR PLAN. 
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Behaviourally a design may be described in terms of its 
function, at the processor memory switch level (PMS) 
[Be1171] and at the register transfer (RT) levels the 
instruction set processor notation (ISP) [Barbacci771 
could be used, or at a lower level it may be described in 
terms of logic values on nets or as electrical circuit 
parameters. Thus a clear hierarchy exists within the 
behavioural description of a design. Descriptions of 
behaviour can be represented by special purpose languages 
e.g. SIMULA [Birtwistle73], DDL [Dietmeyer78] and APL 
[Iverson62], or timing diagrams, logic equations, etc. 
Computer aided design of digital systems seeks to 
control the mapping between the hierarchies in each 
descriptive domain. For example, traditional logic design 
procedures map a logic diagram into TTL packages 
[McWilliams78, Smith801 on printed circuit or wire wrap 
boards by assignment, partition, placement and routing. 
Unifying the separate hierarchies has obvious advantages 
in the control of the complexity of the overall design 
task. This factor will be considered in the evaluation of 
design systems undertaken in Chapter 2. 
1.3 SUMMARY 
Design is a process of formalising and building models. 
Different abstractions may be useful at different levels 
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of the design. 	IC design may be viewed as the concurrent 
development of structural, physical and behavioural 
descriptions. The design process may be handled most 
effectively by adopting a hierarchical, structured 
approach. However, designs may be complicated by 
interference between hierarchies in different descriptive 
domains e.g. physical packaging may not conform to the 
structural hierarchy. 
Implementation on a single silicon surface can 
guarantee that VLSI design need not suffer from 
interference between hierarchies and moreover ensures that 
the separate hierarchies may be unified within each module 
of the design description, thereby achieving consistency 
at all times. 
This thesis and the design system it describes 
contribute to research in the field of IC design aids in a 
number of ways. 
It proposes and implements a view of IC design 
based on a joint structural, physical and 
behavioural description. 
It proposes and implements models of design 
primitives and design modules which allow a 
designer to describe a circuit at a number of 
33 
levels of abstraction. These models also enable a 
design system to build an integrated design 
description which is consistent over all three 
descriptive domains. 
(iii)General purpose programming languages are 
identified as a rich environment in which to 
implement these design models and the ICSYS system 
exemplifies one embedding. 
It examines the necessity and illustrates the 
usefulness and viability of including verification 
subsystems in the design system which operate from 
the same data description as those procedures 
concerned with graphical feedback and mask making. 
It identifies structured design of VLSI as an area 
amenable to powerful and productive design aids and 
indicates some possible future directions for 
research. 
34 
2. DESIGN SYSTEMS AND VERIFICATION 
Design systems provide their users with representations 
in which to describe their designs. The characteristics 
of the representation e.g. whether it encompasses the 
structural, physical and behavioural descriptive domains, 
dictate the scope of the verification procedures which may 
be performed on the design by the design system. This 
chapter explores the development of IC design systems and 
the verification procedures provided by them within the 
context of custom design for digital systems. 
2.1 IC DESIGN SYSTEMS 
The three domains of IC description i.e. the 
structural, physical and behavioural, have been identified 
in Section 1.2. 	Representaions of IC designs are those 
textual or graphical constructions which the user may 
employ to convey the design intent to the design system. 
A classification of representations and their relationship 
to design descriptions is given in the following table. 
35 
Representations 	 Design Descriptions 
Physical 	Structural 	Behavioural 
PMS Level 	 - 	 Yes 	 Yes 
RT Level 	 - 	 Yes 	 Yes 
Schematic 	 - 	 Yes 	 Yes 
Stick Diagrams 	Semi 	 Yes 	 - 
Artwork 	 Yes 	 - 	 - 
For example, a design system such as GAELIC [Eades76] 
represents the IC design as boxes, polygons and tracks on 
masks, and therefore only allows a physical description of 
the design. Stick diagram based systems e.g. STICKS 
[Williams77] represent the IC design as coloured wires and 
symbols (Figure 2-1) i.e. a structural and semi—physical 
description of the design; the full physical realisation 
of the circuit is produced automatically. 
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FIGURE 2-1. STICK DIAGRAM. 
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The first use of computers in IC design occurred in 
digitising and plotting systems which produced data, on 
paper or magnetic tape, to drive a mask making machine 
[Eades76]. 	A designer's artwork was digitised, stored and 
plotted for manual checking. Any errors meant 
redigitising at least part of the design. 
A second generation of design systems arrived when 
interactive graphics allowed these systems to develop 
on—line editing facilities, thus decreasing design times. 
There are many examples of commercially available systems 
which use this approach e.g. APPLICON, CALMA and GAELIC 
[Eades761. 	Some systems also use textual representations 
and define special purpose languages to describe the 
physical layout of the design. An interesting early 
effort in the standardisation of such a language was CAMP 
[Wood69] from which the GAELIC language developed. 
These physically oriented design systems capture only 
the result of the last phase of the design process, the 
final translation from logical (structural) design to 
geometric (physical) layout. This manual process is both 
time consuming and error prone. Furthermore, in systems 
which allow independent entry of the logical design it 
results in the system storing separate structural and 
physical descriptions of a design and these may be 
inconsistent. 
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At this point it is instructive to examine more closely 
one particular second generation design system. The 
GAELIC system [Eades761 was developed in the Wolfson 
Microelectronics Institute and the Department of Computer 
Science at the University of Edinburgh and is now marketed 
by Compeda Ltd. It is chosen to be representative of 
current, commercially available, CAD systems for IC 
design. The system consists of a suite of programs 
operating on a central data file (Figure 2-2). The data 
structure is organised hierarchically, allowing cells to 
be instanced from other cells and employing rings of data 
beads to store the description (Figure 2-3). It contains 
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FIGURE 2-3m GAELIC DATA STRUCTURE. 
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Digitising, interactive editing and the output of 
pattern generation tapes are all catered for in a 
straightforward design process with suitable feedback 
loops. Verification procedures, though also working from 
the same central data file, appear as added extras which 
were bolted on as the need for each became apparent. 
Computer aided verification only became essential with the 
increased complexity of relatively recent designs. The 
problem is that the geometrically based data file does not 
contain all the information the verification programs need 
to perform reliably (c.f. Section 2.2). Unfortunately 
neither the textual nor graphical forms of design input in 
the GAELIC suite are capable of dealing with a more 
complete description. 
Symbolic layout i.e. the use of particular characters 
to define the presence of a layer or combination of layers 
at a grid point, has been a successful tool in at least 
one industrial environment EGibson761, though the system 
has been critised both on grounds of human factors and for 
wasting silicon area. 	Characters on lineprinter output 
are identified with mask overlays. Each character is 
regarded as occupying an area of the silicon surface, 
typically of minimum device dimensions. Designs of any 
size require sections of output to be taped together. 
A second generation of symbolic systems can be 
42 
identified in systems based on the stick diagram 
representation (Figure 2-1) which are under development 
[Williams77, Dunlop78, Hseuh791. 	Such systems cater for 
an accurate structural description and allow some guidance 
on physical constraints e.g. assignment of wires to layers 
and relative-positions of devices. 	From this information 
a physical layout can be produced automatically but 
satisfactory density has proved difficult to achieve. A 
non—trivial design example has still to be published. 
One advantage of a system based on stick diagrams is 
that dimensional design rule checking is redundant since 
the physical layout is synthesised from the structural 
description according to the design rules built into the 
design system; this is an example of the increasingly 
important design philosophy of correctness by construction 
i.e. the use of algorithms to synthesise layout as opposed 
to the use of algorithms to analyse and verify layout. 
It should also be apparent that changes to design rules 
may be reflected in the physical layout by rerunning the 
synthesis program and do not require lengthy reworking of 
the layout. However, heuristics can often be improved on 
by human effort and, in the quest for maximum density, 
designers also find it desirable to have intimate control 
over some parts of the layout and may wish to include 
special purpose artwork. Since such geometry by—passes 
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the synthesis procedure it invalidates the design rule 
correctness assertion. 
Thus a major problem in a stick based design system is 
to provide the designer with suffi cient flexibility 
without compromising the virtue of the design method. It 
is difficult at this time to see a solution to this 
problem given the lack of maturity of this field of 
research. 
2.2 IC DESIGN VERIFICATION 
The cost of the design cycle i.e. design, fabrication, 
testing, redesign, etc, is considerable both in terms of 
time and money. Designers of small scale and medium scale 
integrated circuits (SSI & MSI) had some chance of 
discovering all errors by manual inspection but designers 
of large scale and very large scale integrated circuits 
(LSI & VLSI) do not. Thus the increasing size and 
complexity of IC designs has led to the developmemt and 
use of computer aids, firstly in verification procedures 
and secondly in design systems based on correctness by 
construction. 
This section enumerates the various verification 
procedures associated with IC design. Each subsection 
deals with a single procedure, explains the necessity for 
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its existence and discusses the problems encountered in 
its implementation. Where appropriate the section 
contains information on the characteristics of such 
programs as are reported in the literature or available 
commercially. Taken as a whole the section argues that 
complete and reliable verification procedures can only 
operate within a system which includes integrated 
structural, physical and behavioural descriptions. 
2.2.1 DIMENSIONAL DESIGN RULE CHECKING 
Dimensional design rule checking must be performed on 
manually produced artwork to ensure that it conforms to 
rules laid down by the management of the processing line. 
These rules are intended to guide the designer in laying 
out the circuit such that even when processing is at its 
worst the circuit topology is preserved [McGrath79]. 
Therefore the rules relate to widths of tracks and 
separations between shapes on the same or different layers 
e.g. polysilicon to diffusion separation (Figure 2-4(a)) 
and metal track widths (Figure 2-4(b)) in NMOS [Mead80]. 
Simple layer to layer rules can be prescribed solely on 
the physical or geometric data. More complex rules e.g. 
transistor to contact cut separation (Figure 2._4(c)) 
require either previous knowledge of the logical structure 
of the design or geometric analysis to find the structure 
e.g. a transistor, prior to the DRC operation. 
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FIGURE 2-4(A). POLYSILICON TO DIFFUSION SEPARATION. 
FIGURE 2-4(B). METAL WIDTH. 
•INIMUM 
:PARAT ION 
FIGURE 2-4(C). CONTACT TO TRANSISTOR SEPARATION. 
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Since this geometric analysis is being performed on 
data that may contain errors it is inherently an 
unreliable process. Errors may propagate through to the 
design rule checking-stage and result in spurious or 
misleading design rule violation flags and may allow 
genuine errors to remain undetected. 
Transistors have not been assigned structural 
significance by the designer; they are formed by 
overlaying artwork and must first be deduced by geometric 
analysis. Thus a design error may produce a spurious 
transistor and undermine the first stage of the design 
rule check. Checking procedures based on such erroneous 
constructions further compound the verification problem 
i.e. it is essential that all design rule violations are 
found and that no spurious violations are flagged. The 
first is an obvious necessity since overlooked violations 
may cause an extra design iteration or may reduce yield in 
production. That no spurious design violations are 
flagged is almost as important since they serve as a 
distraction to the designer who may, in error, dismiss a 
genuine violation as spurious if the procedure is known to 
be unreliable. The conclusion to be reached is that a 
dimensional design rule checking system must be aware of 
both the structural and physical descriptions of the 
design in order to provide a reliable service to the 
designer. 
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There is also another problem in that the procedure for 
checking design rules requires manipulation of the layout 
geometries. Since these are typically very complex, 
comprising perhaps 100,000 shapes, this is a 
computationally lengthy process. Various sorting methods, 
including the moving windows technique [Wilcox78] and the 
construction of lists of shapes ordered in the direction 
of the x or y axis [Preas76, McCaw79, have been employed 
in attempts to reduce the execution time of dimensional 
design rule checkers {Baird77]. 	Many checking programs 
use a polygon package to perform the detailed geometric 
analysis [Sutherland78, Barton801. 	The original design 
rule checking program in the GAELIC suite, subsequently 
developed further by Compeda Ltd., was produced by the 
author and uses this method. An important point to note 
is that such a package must use circular are inflation and 
deflation strategies to avoid the inside and outside 
corners pathologies. For example, a spurious minimum 
width violation is generated if the rule is tested by 
deflating the shape in Figure 2-5(a) by half the desired 
minimum width using straight line at vertices. The 
existence of an overlap area is detected and reported as a 
violation but this is erroneous since the distance in 
question i.e. between the two inside corners, is greater 
than the minimum permitted width. Circular are deflation 
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A similar example involving the minimum separation 
check and the outside corners of shapes is shown in 
Figures 2-6(a) and 2-6(b) 
The complexity of the dimensional design rule checking 
procedure has been a topic of concern for some time 
[Baird77]. 	If a complete circuit, consisting of hundreds 
of thousands of data items, must be checked as a whole 
then even minor improvements in the complexity of the 
operation will give substantial gains in performance. 
However, if the design can be partitioned hierarchically 
into non-interfering modules that can be checked 
separately then even greater performance gains can be 
achieved. 
Several systems use a technology independent special 
purpose language to describe the design rules for a 
particular process e.g. GAELIC (Figure 2-7). This is an 
advantage since it reduces the amount of new coding 
involved in changing the design rules or in modifying the 
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FIGURE 2-7. DESIGN RULE LANGUAGE. 
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2.2.2 ELECTRICAL CONSIDERATIONS 
In order to construct correctly sized devices a 
designer requires feedback about the electrical properties 
of both devices and their connecting paths. 	Capacitances, 
resistances and pullup/pulidown ratios are all examples of 
calculations which an IC design system should be capable 
of making but which in general are left for the designer 
to perform manually. To provide these facilities the 
design system must be aware of the structural, physical 
and behavioural descriptions of the design. 
2.2.3 CONNECTIVITY 
Connectivity errors fall into two categories; the 
absence of a necessary connection and the presence of an 
unintended connection. For example, if an inter-layer 
contact is omitted then no connection is made, whereas if 
two wires in the same layer touch or cross in error then 
an erroneous extra connection is produced. 
An IC design system which contains only a physical 
description must use geometric analysis to produce a 
connectivity list. Nets and components may be recognised 
by procedures similar to those mentioned in Section 2.2.1 
with the same reservations regarding reliability. Several 
systems have been reported which perform this analysis 
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[Dobes76, Russe11781. 	Technology independence appears to 
be more difficult to achieve than for dimensional design 
rule checking. 
The next stage in the verification process is to take 
the output from the analysis and match it to an 
independently constructed logic or circuit diagram 
translated to a machine readable form. The output from a 
program to extract logical connectivity can be compared 
against this logical description and discrepancies can be 
investigated as errors. 
Unfortunately this matching process is not a simple 
task. It is essentially the graph isomorphism problem, 
which is known to be NP—complete lAho741. However, the 
problem may be simplified by a consistent labelling of 
nodes in each descriptive domain, thus partitioning the 
problem into subproblems which may be solved within a 
reasonable time. A case of engineers rushing in where 
mathematicians fear to tread? This method of tackling 
connectivity verification is used by at least one major 
semiconductor manufacturer but, unfortunately, this work 
has not been published, presumably for commercial reasons. 
2.2.4 SIMULATION 
Simulation is a vitally important tool in ensuring 
design correctness. 	In fact it is the only tool that is 
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currently available. Some general analogies are possible 
between hardware design verification and program 
verification. It is to the detriment of physically based 
systems, which make up the bulk of the IC design systems 
currently in use, that any simulation procedures do not 
work directly from the complete structural and physical 
design description. Since simulation requires components 
and connectivity it must be performed on other 
independently entered and, it is to be hoped, consistent 
data. Unfortunately, this is not usually proven to be the 
case. Therefore a design system may only simulate a 
design with assured reliability in the presence of 
consistent descriptions of the IC in all three descriptive 
domains. 
Simulation may be employed at a number of different 
levels of abstraction e.g. processor memory switch (PMS) 
[Bell7l], register transfer (RT) [Bel172], logic design 
[Lewin70] and electrical circuit [Nagel75]. 
It is also desirable, but difficult, to enable the 
designer to mix these levels allowing concentration on a 
small part of a large design within its working context 
without incurring the computation times associated with 
the simulation of a whole chip. A number of problems may 
be identified in connection with multilevel simulators. 
These are related to interfacing between different levels, 
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controlling the volume of input and output information, 
presenting that information in a way that is meaningful to 
the designer and ensuring consistency between descriptions 
of the behaviour of cells at different levels of 
abstraction. 
2.3 SUMMARY 
It may be seen from the preceding discussion of 
verification procedures that a requirement for reliable 
verification is that the design system must capture a 
unified and consistent description of the IC design across 
all three of the descriptive domains. This must take 
place concurrently and at every hierarchical level of 
abstraction within the design. Every type of verification 
procedure requires access to more than one descriptive 
domain; some require access to all three. 
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3. STRUCTURED IC DESIGN 
As has already been observed in previous chapters the 
principal reason for adopting a structured design 
methodology arises from the need to control the increasing 
design complexity made possible by the technological 
progress in IC fabrication densities. In this chapter the 
subject of structured IC design is explored more fully in 
order to clarify the meaning of the term and to illustrate 
its relevance to current and future design environments. 
The presence of a number of analogies between structured 
IC design and structured programming has been remarked 
upon previously and is discussed further in the following 
sections. These analogies relate principally to the 
abstract view of design and its realisation as code or 
layout. A particularly interesting and useful summary of 
structured programming techniques appears in a recent 
thesis by G. J. Holzmann [Holzmann79]. 
By exposing the methodology of structured design it is 
intended that this chapter should provide a set of design 
guidelines to which IC designers would adhere and which IC 
design systems would embody. Guidelines are not 
inviolate; they may be ignored or departed from at the 
designer's risk. This is a necessary feature of any 
realistic and flexible design environment. 
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3.1 BASIC PRINCIPLES 
Each of the following subsections deals with a 
particular aspect of structured design. The advantages of 
keeping to each guideline are discussed and any analogies 
with structured programming are presented. The program is 
viewed as a static embodiment of an algorithm and is 
compared with the spatial representation of a design. 
3.1.1 MODULARITY 
The recent1 growth of interest in structured design 
principles applied to ICs has led to a number of chip 
implementations which clearly show that designs partition 
naturally into modules with well defined boundaries. This 
does not supply a general, formal proof that every design 
can be modularised in this fashion but lends credence to 
the hardware and software engineering solution based on 
this philosophy. 
The advantages of modularity can be observed throughout 
the whole process of design. The complexity of VLSI 
design tends to make it economic to partition the work 
among a number of designers. Each must be presented with 
one or more viable modules which have well-defined 
functions and interfaces. In this way designers can work 
independently of each other with some confidence in the 
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correctness of the final combined product. The ability to 
partition a design among several designers without 
incurring a large organisational and verification overhead 
is an important step in solving the problem of increasing 
design times associated with VLSI. Design times are 
lengthening at the same rate as design density is 
increasing and, with a shortage of personnel, the problems 
of industry are acute [Moore79]. It should be noted that 
the same approach to design is equally valid when only a 
single designer is involved. The use of modularity is a 
powerful tool in the control of complexity, both in the 
mind of the designer and in the organisation and encoding 
of the design system. 
Looking into structured programming at a more detailed 
level, an important restriction is that the programmer is 
requested to use only three basic control—flow structures 
viz, concatenation, conditional selection and iteration. 
It is interesting to note that structured design of VLSI 
proposes very similar restrictions. Abutment of blocks is 
an important way of managing interconnect; this may be 
equated to concatenation. Programmable structures, such 
as PLAs and ROMs, and conditional structures, such as the 
memory and carry stages of the 0M2 data path c.f. Section 
6.1.2 are analogous to the conditional selection mechanism 
of structured programming. The regularity of one and two 
dimensional arrays of cells is a very important feature of 
structured design and can be compared with the programmed 
iteration. 
Design verification problems are also eased by 
partitioning the design into functional modules. Since 
geometric verification procedures are of at least O(nlogn) 
complexity due to their embedded sorting algorithms it 
follows that reducing the amount of data to be verified at 
each stage results in faster overall verification. The 
same argument applies to simulation because abstraction of 
function behind well defined interfaces simplifies 
computation. 
3.1.2 HIERARCHY 
The modularity of design is not limited to a single 
level but extends over a design hierarchy. Different 
levels of the hierarchy correspond to different 
granularity of function. Partitioning via modularity and 
hierarchy allows a well controlled development and 
structuring of the design. By employing verification 
procedures at a number of levels in the design hierarchy 
the correctness of the design can be ascertained with 
greater reliability, accuracy, control and efficiency than 
with a fully expanded layout. Structured layouts of 
digital systems tend to exhibit a very high degree of 
duplication of submodules. Taking advantage of this 
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feature within a design hierarchy contributes to a large 
reduction in the volume of data in the design file. Four 
or five levels of abstraction have been found in current 
designs and even this shallow hierarchy yields 
considerable reduction in the volume of data since the 
branching ratio at each level is high [Heller79A, 
Leyking791. 
An important feature of structured programming is that 
larger structures can, and should, be built from the three 
basic control structures viz, concatenation, conditional 
selection and iteration. These larger structures may then 
be used at the next higher level as basic modules. In 
this way a program hierarchy is constructed. Clearly, 
exactly the same principles apply to structured design of 
VLSI. Progressively larger blocks may be built as the 
constructional tools of abutment, conditional inclusion 
and arrays are employed. 
3.1.3 REGULARITY 
A regular design has a number of identifiable 
characteristics which together describe a style of layout 
suitable for use in VLSI design. A 2D surface and two 
independent layers of interconnect tend to favour the 
solution of the wiring management problem by rectangular 
tiling. 
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The high level of repetition of basic modules, 
especially in both one and two dimensional arrays, has 
obvious functional benefit and leads to a dense, 
comprehensible and inductively correct design. 	It is a 
relatively simple matter, since modules are of identical 
size, to ensure that basic building blocks will fit 
together when instanced in formation. Joining cells by 
abuttal is a valuable construction mechanism since it 
saves space and simplifies the wiring management problem. 
This style of inter—block connection can be extended to 
include a variety of cells. There remains a requirement 
that cells be identically pitched and have connection 
points at abutting locations but the blocks may have 
completely different internal organisations. This does 
not mean that the designer must be tied to strict 
dimensions imposed on all blocks in a certain set which 
may be tied together. It has been shown that computer 
aids can help the designer to construct stretchable cells 
which, by conforming to the same basic architecture, can 
be parameterised to fit together [Johannsen79]. 
Connection points must, of course, continue to be assigned 
to abutting locations. 
Such tessellated organisations are commonly made from 
rectangular tiles in NMOS technology. This is because 
NMOS transistors are formed by po1yi1icon/diffusion 
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crossings and therefore it is usual to run control and 
data orthogonally on separate layers. It might be 
surmised that different technologies or algorithms which 
prefer a different interconnect strategy might have a 
preference for another tile shape e.g. hexagonal 
[Guibas79, Kung803. 	However, most technologies provide at 
least two layers of interconnect and so there is a broad 
uniformity over technologies of applicable interconnect 
schemes. Therefore NMOS design strategies may be said to 
be topologically "upward compatible" with technologies 
having an extra degree of freedom in their interconnect. 
Regularity may be observed as a feature of good 
programming practice. Similar operations should be 
tackled by similar strategies. 	Routines should be written 
and used to perform a common operation on similar objects. 
These techniques reduce the complexity of a program by 
extracting the regularity in the problem being addressed. 
Regularity in VLSI design fulfills the same function. 
3.1.4 LOCALITY 
A module is a fundtional entity with a closely 
interconnected internal structure and a physical 
realisation within a well—defined boundary. The principle 
of locality restricts the rember objects of a block to be 
accessible only inside that block such that the block 
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interacts with the outside world only through a clearly 
defined interface. In IC design a simple summary of this 
principle would be "put things into boxes". The interface 
is via structural connections which must exist at the 
boundary of the physical block. If a block were not 
physically inviolate then other primitives or modules 
could interfere with the internal artwork, and therefore 
structure, of a block in a context dependent way. This is 
operationally undesirable since it results in a 
multiplicity of cell types and violates the principles of 
hierarchical design. By way of analogy with software it 
can be argued that global variables detract from program 
structure by lending opportunities for the 
misinterpretation of the function of a variable by 
different code modules EWulf731. 	If the principle of 
locality is ignored in either discipline then the 
programmer or designer is forced into an unnecessary and 
wasteful acquisition of detailed global knowledge of the 
design which detracts from the effort applied to solving 
the local problem. 
However, it may be observed that global variables can 
be used constructively in programming languages by 
employing them as parameters to the program, specifying 
their function clearly and disallowing their reassignment 
e.g. the constinteger in IMP [Robertson77]. 	This 
particular use of global variables may be compared with 
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the parameterisation of a structured IC design 
architecture at the highest level e.g. the width of a data 
word in a microprocessor. 
By preserving locality a well structured design 
minimises global wiring. This increases design density 
since global wires consume an inordinate amount of chip 
area. Also, by placing structures in the lowest possible 
levels of the hierarchy and composing a design through 
repetitions of basic modules, a decrease in the total 
volume of design data may be achieved. 
One of the most important benefits of the principle of 
locality is that checking functions must be applied only 
once, to the definition of a block, and not to every 
instance. The implication is, of course, that 
verification can thereby be made very efficient in 
comparison with fully expanded layout. 
3.1.5 PROGRAMMABLE ARRAY STRUCTURES 
Simple repetitions of user or system defined blocks can 
be extended to include structures such as read only 
memories (ROMs) . In this type of structure the basic 
module has a number of alternative forms which have 
different internal descriptions but conform to the same 
interface e.g. a ROM array requires only two types of 
65 
cell, 0 and 1 storing. 
A more complex example is given by the PLA structure 
c.f. Figure 1-5. 	It is derived from a set of modules, 
some of which have a number of alternative realisations. 
Fitting together selected modules from this set builds up 
the realisation of a logic function. Both ROMs and PLAs 
are regular implementations of "random" logic. 
A software analogy to the programmable array structure 
is the use of data driven programs e.g. simple syntax 
analysers. According to the definition of the phrase 
structure, which must conform to the rules set down by the 
program, a syntax analyser will produce a variety of 
different results. Similarly a PLA framework can perform 
any of a set of logic functions, as determined by its 
size. 
3.1.6 PARAMETERISED BLOCK DEFINITIONS 
The full capabilities of the principle of block 
parameterisation can be arrived at through user defined 
modules. This allows stretchable cells via simple 
geometric translation facilities and more complex 
alternative realisations of the same function using common 
programming language control structures. These 
representations of design may be termed procedural models 
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and are a particularly powerful design technique. 
It is also possible to generate different, though in 
most cases similar, functions which can be generated from 
the same root definition by including some conditional 
structures. Alternatives can be selected by parameters on 
the instance of the definition. 
The existence of parameterised block definitions 
derives from the ability to define a VLSI design in a 
language with block and parameterisation features. In 
this case the relationship with software is not by analogy 
but by equality. 
3.2 DESIGN PROCEDURES 
Under the general guidelines for structured design it 
is possible to produce IC designs which exhibit the 
desired properties of regularity, hierarchy and systematic 
interconnect strategies. This section discusses design 
procedures through which this end result may be achieved 
[Gray79B]. These procedures are suggested from 
observations of structured design practice [Mead80, 
Masumoto781. The main stages in the design process are 
(i) 	architectural design, including floor—planning 
and hierarchical partitioning into blocks 
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block or cell design, possibly using stick 
diagramming techniques as an intermediate stage 
before artwork 
chip integration i.e. assembling the chip 
according to the architectural design using the 
cell layouts. 
Each of these stages requires graphical feedback to the 
designer and entails the use of various verification aids. 
A number of iterations through the design stages are to be 
expected before a satisfactory design is achieved. 
Following completion the design is sent for fabrication. 
There are two views of the design activity which derive 
from to slightly different philosophies. Both are based 
on top—down design and bottom—up construction and the 
traditional procedure emphasises geometric refinement in 
descending the levels of abstraction in the architecture, 
with appropriate iteration taking place. The more novel 
approach is to use automatic rather than manual methods in 
the chip integration phase. This is not the standard cell 
library technique; the chip integration still follows the 
architectural floor—plan but the low level stretching and 
fitting together is done by program. Therefore, while 
parameterisation is useful in the original design process, 
it is absolutely essential in the algorithmic approach. 
To make use of the more powerful design aids the designer 
must employ a higher degree of design structuring. 
The system discussed in this thesis relates to the 
philosophy of structured design using language based 
descriptions and parameterisation. Two other systems viz. 
Bristle Blocks [Johannsen79] and the Chip Assembler 
[Tarolli791, also use this approach and are sometimes 
referred to as silicon compilers or silicon assemblers. 
The main goal of these systems is to provide a framework 
in which parameterised physical descriptions of layout can 
be described and manipulated with ease by the designer. 
PLA generators and automatic routers can be included as 
useful subsystems. Bristle Blocks also allows the 
designer to enter other representations of the design i.e. 
other than artwork, which may subsequently be used for 
documentation. 
There are two major differences between Bristle Blocks 
or the Chip Assembler and ICSYS. The first is that in 
Bristle Blocks the cell parameters are assigned 
automatically by the system according to global 
considerations whereas in ICSYS the designer instances the 
cells with the appropriate parameters according to the 
needs of the architecture. 
The second difference is the most crucial. Bristle 
Blocks and the Chip Assembler are p-hysical design aids. 
we 
They make no provision for including structural or 
behavioural data in the design description and therefore, 
by the arguments of Chapter 2 do not provide comprehensive 
aids to verification. 	ICSYS regards the structural and 
behavioural design descriptions as important as the 
physical and is therefore able to provide functionally a 
more comprehensive service to the designer. 
3.3 SUMMARY 
Structured design is a methodology which has developed 
in order to control complexity. Structured programming is 
the application of these techniques to software and has 
been investigated in depth over a number of years. 
Structured design of ICs, the hardware equivalent, is a 
less mature field. However, it has been shown that many 
of the principles of structured programming are analagous 
to the principles of structured IC design. This is an 
exciting observation since it implies the possibility of 
valuable cross—fertilisation of ideas between the two 
areas of interest. 
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4 • 	MODELS FOR IC DESIGN 
A structured design style is a practical and attractive 
method of controlling the complexity of VLSI designs. For 
a design system to aid a designer it too must work within 
the principles of structured design and must deal with the 
problems of both design description and design 
verification. The following three chapters describe the 
original contribution of the author to this area of 
research. 
Models are used to build design descriptions that may 
be algorithmically tested. Different data is required for 
each process and this data is usually extracted from two 
of the three fundamental descriptions of the design. For 
example, simulation uses structural and behavioural data 
together with test stimulii to produce circuit responses. 
Also, for non—pathological dimensional design rule 
checking it is necessary to be aware of both the physical 
and structural aspects of a design. Thus complete 
verification requires that the structural, physical and 
behavioural attributes of the design be known to the 
design system. In addition, these descriptions must be 
complete and consistent at every hierarchical level of the 
design from primitive components up to high level blocks 
to achieve reliable verification. Higher level 
behavioural descriptions can be captured using procedural 
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models in the normal way. The most important need, 
therefore, is for models to describe a design that allow 
the capture of structural and physical data. Proposals 
for a sufficient set of models are given in the next 
section. These are based on notions of capturing design 
intent by using initial topological specifications. 
It is important to recognise that the use of such 
models is a departure from traditional methods of IC 
design which concentrate on the geometric description of 
the artwork. The coordinode is the key new object which 
unifies the design description over the three domains. 
The primitive components i.e. wires, transistors, contacts 
and pins, reference these new objects in constructing the 
description of the design. Although this approach bears 
some similarity to symbolic layout it differs in that 
there is no layout penalty caused by excluding human 
layout skills, as is possible with systems that restrict 
layout to a grid [Gibson76] or automatically produce 
artwork from a stick diagram [Williams77]. Top down 
design and the use of hierarchical blocks, or cells, is 
not a new idea in IC design. However, the commonly 
available simple duplication of geometry is too limited a 
facility. A more powerful mechanism is necessary to 
control the complexity of VLSI design. This is 
implemented through parameterisation of the block 
description. From within the environment of an object 
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oriented, general purpose programming language the 
designer is free to use the full set of control mechanisms 
including scaling factors, loops and conditionals. 
4.1 THE COORDINODE 
The coordinode is a named object which has structural, 
physical and behavioural significance in the IC design 
process. 
Structurally its function is to join together 
components i.e. wires, transistors and block instances. 
From a topological standpoint, a graph model could be 
constructed in which coordinodes are the nodes while 
components are the branches. A set of components which 
reference the same coordinode are connected by it. Figure 
4..1(a) shows the layout for a block containing half a 
shift register bit i.e. an inverter with its output 
controlled by a pass transistor. An associated stick 
diagram, annotated with coordinode names, appears in 
Figure 4..1(b). 
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FIGURE 4-1(A). SHIFT REGISTER CELL - LAYOUT. 
FIGURE 4-1(8). SHIFT REGISTER CELL - STICK DIAGRAM. 
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In addition, a coordinode may be designated a "pin" 
i.e. an interface point to an external environment, or a 
"contact" i.e. a reference to components on more than one 
layer that the designer intends to be joined. The absence 
of a contact under such circumstances is held to be an 
error since design intent must be positively reinforced. 
More than one coordinode may exist at the same physical 
position while having different structural 
characteristics. 
Physically, the coordinode is placed in the 2D plane. 
This fixes the position and extent of primitive components 
since they are sited relative to coordinodes. A 
coordiriode which acts as a contact has a physical 
realisation which is the appropriate geometry for the type 
of contact. The designer may define the orientation of a 
butting contact. Pins have no geometric significance. 
Behaviourally, the coordinode belongs to an electrical 
node or net which carries a simulation state between the 
components it joins. 
To summarise, the attributes and functions of a 
coordinode are: 
To provide connections between components. 
To provide inter—layer connections by the 
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contact mechanism. 
To provide block instance connections by the 
pin mechanism. 
To place components within blocks and define 
their sizes. 
To pass simulation states between components, 
block instances and procedural definitions of 
block behaviour. 
4.2 PRIMITIVE COMPONENTS 
Traditional IC design concerns itself with only the 
geometric, usually polygonal, description of the circuit. 
While this representation is adequate for fabrication it 
is not suitable for a generalised structural description 
and associated verification procedures. In any CAD system 
it is necessary to define a number of primitive components 
for modelling purposes. The art is to choose models that 
allow structural, physical and behavioural design intent 
to be captured concurrently while maintaining consistency 
of the design over these representations at all times. 
4.2.1. 	THE WIRE 
The simplest component is a wire. It exists in a 
single layer and connects two coordinode endpoints by a 
path whose width defaults to a minimum associated with the 
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layer (Figure —2). 
Structurally, or topologically, the wire is a single 
branch in the circuit graph. 	Connected wires form a net 
i.e. an electrical node in the circuit. 
There are two alternatives for the geometric 
realisation of a wire. The difference lies in the way 
that coordinode endpoints are dealt with when the path 
describing the route that the wire is to follow is made 
into a physical track of a certain width. The wire may be 
curtailed at the endpoint i.e. the endpoint lies on the 
perimeter of the track (Figure 4-3(a)), or the inflation 
process which produces the track from the path may be 
extended to include the endpoints (Figure —3(b)). 
At first sight the second alternative provides the most 
attractive model. Two wires which meet at right angles 
may not form a correct, i.e. design rule satisfying, 
connection under the curtailed option (Figure 1 - 14(a)). 
This problem does not occur with the full inflation option 
(Figure 14...4(b)). 
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FIGURE 4-2. WIRE MODEL - STRUCTURAL DESCRIPTION. 
FIGURE 4-3(A). WIRE MODEL - CURTAILED ENDPOINTS. 
FIGURE 4-3(B). WIRE MODEL - INFLATED ENDPOINTS. 
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FIGURE 4-4(A). WIRE CONNECTION - CURTAILED. 
FIGURE 4-4(B). WIRE CONNECTION - INFLATED. 
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However, this type of connection does not seem to occur 
in practice, at least within the context of designs 
described using the models proposed in this thesis. This 
problem was not encountered in the examples given in 
Section 6.2. 	In addition a number of undesirable effects 
become evident during circuit construction. Consider a 
T-piece connection of wires on the same layer with another 
wire above and parallel to the cross piece and separated 
by the minimum distance defined by the design rules. The 
vertical wire is wider than the cross piece. The 
curtailed option yields a correct construction (Figure 
4-5(a)) but the full inflation option contains a design 
rule violation (Figure 4-5(b)). For clarity the two half 
cross pieces, which also join at the connect point, are 
shown as merged. 
Another example is provided by the butting contact. 
The physical realisation of the butting contact is 
governed by its model (Figure 4-6(a)). 	Polysilicon and 
diffusion wires connect to it at the coordinode which lies 
at the midpoint of the contact. Under the curtailed 
option a correct construction is obtained (Figure 4-6(b)) 
but under the full inflation option the polysilicon track 
extends too far under the contact hole and introduces a 
design rule violation (Figure 4-6(c)). 	These reasons make 
the curtailed track option a more attractive model. 
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FIGURE 4-e(A). BUTTING CONTACT. 
FIGURE 4-6(B). BUTTING CONTACT WITH CURTAILED WIRE. 
FIGURE 4-6(C). BUTTING CONTACT WITH INFLATED WIRE. 
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The problem of non-connecting wires (Figure 11-3(a)) is 
then solved by generalising the model for contacts. 
Contacts, butting or otherwise, possess physical models 
e.g. Figure 4-5(a). 	The description of the IC design 
makes it possible to discover whether or not two wires 
referencing the same coordinode exist in the same layer. 
If they do then the design environment's physical model of 
this connection causes a "contact" box to be placed on 
that coordinode. 	Its width is the least width of the 
wires connecting to that node. (Figure 4-7). 
Behaviourally, a wire is part of an electrical node 
which may connect several components. 
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FIGURE 4-7. WIRE CONNECTION WITH CONTACT. 
14.2.2 THE TRANSISTOR 
The transistor is the key primitive functional element 
(Figure 4-8). Different types of transistor may be 
modelled in the system e.g. pullups, pulldowns and pass 
transistors. Transistors are given textual names by the 
designer. 
Structurally, the transistor has gate (input and 
output), source and drain connections. 
Physically, the transistor possesses a path either 
between its gate input and output or its source and drain. 
The default path is determined by the type of transistor. 
This defines the electrical parameters of the device and 
its geometry. Note that the physical realisation of the 
transistor extends outside the overlap area to include the 
abutting design rule enforced regions on the polysilicon 
and diffusion layers. Additionally, depletion mode 
transistors have an associated implant geometry. 
Behaviourally, the different types of transistor act as 
specified by their associated models and according to the 
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4.3 BLOCK STRUCTURE 
A structured IC design methodology derives its power 
from the control of the circuit complexity that may be 
gained by partitioning the circuit into hierarchical 
blocks. 
4.3.1 	THE BLOCK DEFINITION 
Block definitions are discrete modules with structural, 
physical and behavioural descriptions. Structurally they 
consist of a set of components referencing a set of 
coordinodes. The components may be primitives or 
instances of other blocks. 
Physically a block is a bounded region on the surface 
of the silicon chip. Both bounding boxes and bounding 
polygons may be used in the physical description but the 
box alternative is more efficient for cell arrays, chip 
assembly and computation while not being unduly 
restrictive within a structured design methodology. 
Behaviourally, a block performs as the aggregate of its 
parts, although when instanced it may have an associated 
procedural model that has been provided by the user. 
The regularity of the design i.e. the use of arrays of 
cells and the control of interconnect, further contributes 
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to the reduction in the volume of data. With this goal in 
mind a single block may be instanced many times. A block 
instance may be referenced within another block definition 
so that a hierarchical structure with a number of levels 
of block instancing can be built. 
4.3.2 BLOCK PARAMETERISATION 
A block definition may be parameterised to achieve a 
number of effects which are important in chip assembly 
[Johannsen79]. 
(1) 	deformation or stretchability 
variable dimensions in arrays 
programmability of function e.g. ROM, PLA 
conditional inclusion of circuit elements 
sizing of circuit elements 
Thus parameterisation is an extremely powerful tool in the 
construction of a design enabling large savings of effort 
in designing separate cells for similar functions. For 
example, deformations and iterations of a half shift 
register cell as shown in Figures 4-9 and 1410 
respectively. 
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FIGURE 4-9. SHIFT REGISTER CELL - DEFORMATIONS. 
FIGURE 4-10. SHIFT REGISTER CELL - ITERATIONS. 
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11.3.3 THE BLOCK INSTANCE 
The block instance is a named object which may be 
viewed as a user defined component. It references its 
parent definition and is parameterised by a transformation 
matrix. 
Structurally, a block instance is a set of pins 
interfacing to other components contained in its enclosing 
block definition. Thus pins specified in the block 
definition are translated into coordinodes in the calling 
environment within which they have the appropriate 
structural significance. 
Physically, a block instance is fully expanded into its 
components for fabrication but may be represented as an 
outline on check plots and in dimensional design rule 
checking. 
The behavioural characteristics of a block instance may 
be inferred from its parent definition either by expansion 
of the contents of the definition or by execution of a 
simulation procedure. In either case the block instance 
must preserve its local state as distinct from the 
characteristics it shares with other instances of the same 
block definition. If this were not the case then two 
instances being simulated concurrently would interfere 
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with each other. 
4.4 SUMMARY 
A set of models have been defined which describe 
primitive components and block structures in IC design. 
These models possess structural, physical and behavioural 
attributes and can be used to describe a circuit 
implemented in silicon. The implementation of these 
models within a general purpose programming language, 
SIMULA, will be described in Chapter 5. 
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5. AN IC DESIGN ENVIRONMENT 
Matching the design system to the philosophy of the 
design methodology provides the designer with a rich 
environment in which to explore design ideas. It is a 
development in design aids which holds great promise of 
gains in functionality and performance. The purpose of 
this chapter is to describe the characteristics of an IC 
design environment which embodies the methodology of 
structured design and provides facilities for design 
description and verification. 
The first section explores the subject of textual 
descriptions of an IC design in general terms without 
reference to a specific language. Encasing design related 
constructs within an already existing programming language 
is recognised as a particularly powerful scheme that has a 
number of advantages. The second section concentrates on 
the methodology of design within the proposed environment. 
The remainder of the chapter is devoted to the 
description of an IC design system written in SIMULA and 
based on the ideas contained in this thesis. The topics 
of design description and design verification are dealt 
with in two separate sections. 
The design verification subsystems differ from usual 
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practice in that they draw their data from an integrated 
description of the IC design which is consistent over the 
structural, physical and behavioural domains. It is this 
factor that contributes to their reliablity and 
completeness. In general the subsystems themselves follow 
common methods of operation and are therefore described 
only briefly. Novel or unfamiliar procedures are treated 
in greater depth. 
5.1 LANGUAGE DESCRIPTIONS 
This section explores a number of interesting issues 
concerning the textual description of an IC design. 
Relating structured design to structured programming is 
naturally one of the most important. However, languages 
differ in their philosophy and it is contended that the 
implementation of an IC design environment must be based 
on a particularly highly structured and powerful general 
purpose programming language. Those features of a 
programming language which are essential to IC design are 
singled out for closer examination. Finally, 
consideration is given to the advantages of general 
purpose over special purpose languages for design. 
The analogies between structured design applied to VLSI 
systems and the structured design of software systems have 
already been discussed in Chapter 3. The recognition of a 
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close relationship between the principles of hardware and 
software design is, of itself, a conceptually interesting 
subject for study. Tangible rewards can be obtained by 
applying the lessons of one discipline to the other. By 
using software in the design process these links become 
even more obvious, the distinctions between the fields of 
application blur, and the attractions of using a block 
structured language, the major tool of structured 
programming, are strikingly apparent. 
The general benefits of block structured languages have 
been well recognised for some time. Their suitability for 
IC design stems from the procedure construct, its capacity 
for parameterisation and the variety of possible control 
structures. However, within the set of block structured 
languages the various members have different capabilities. 
Of particular interest in design software are object 
oriented languages. These have a number of advantages 
over languages which lack that facility. They provide 
greater rewards through the added structural organisation 
and descriptive power that they contain. In particular a 
programmer can associate with an object, or module, not 
only data attributes, as is ordinarily possible in a 
record oriented language, but also procedural attributes. 
This serves to further localise all the information 
concerning an object and promotes correct implementation. 
Most block structured languages allocate storage space 
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from a stack. This restricts the creation and deletion of 
data records unnecessarily and often results in wasteful 
static allocation of large arrays which must then be 
handled by the system implementer. Object oriented 
languages employ a heap to overcome that problem and so 
allow the implementer to concentrate on the higher levels 
of design software. 
Programming languages have a number of features which 
can be usefully employed in hardware design. Using a 
general purpose language as a design medium provides a 
very rich environment in which a designer can take full 
advantage of the available data descriptive mechanisms and 
control structures e.g. conditionals and loops. The 
procedure is a convenient higher level view of a design 
module and the differences between similar blocks can be 
dealt with by program description as opposed to a 
proliferation of separate data files. 
In this view of design description parameterisation of 
classes or procedures is of fundamental importance. 
Parameterisation of objects provides the appropriate 
mechanism for the tailoring of specific design modules 
from a generalised description. Thus again the strengths 
of the programming language are translated into powerful 
design aids. 
A further aspect of programmatic IC descriptions has 
still to be considered; the issue of general purpose 
versus special purpose languages. A general purpose 
language based design environment has great flexibility of 
form within which individual designers can pursue 
different design themes, perhaps in a direction the 
creator of the basic design environment did not originally 
foresee. Flexibility and extensibility are therefore 
built—in advantages of such a design system. Fast 
implementation and reimplementation are additional virtues 
of general purpose language based systems. Technology is 
forcing the pace of IC design aid systems and the ability 
to write useful and relevant software quickly is vital. 
Special purpose languages are difficult to define, take a 
large amount of effort to implement and are expensive to 
maintain and extend. 
5.2 IMPLEMENTATION STRATEGY 
The IC design environment provides the designer with a 
set of procedures which mirror the models of primitives 
and block structure identified in Chapter 4 as being 
necessary within the design system. Primitives are 
referenced by procedure call. The block structure and 
parameterisation of the design maps directly onto the 
block structure and parameterisation provided by the 
language. 
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The creation of a module occurs when the code 
describing that module is executed. This causes an object 
to be built which contains all the relevant structural, 
physical and behavioural information. This data is kept 
as the data and procedural attributes of the object. 
The system provides documentation and verification 
services for the designer via system procedures which 
interpret and perform calculations on the data structure. 
Therefore each object, whether block or primitive 
component, has a procedural attribute corresponding to 
each of the facilities which is relevant to that object. 
A menu gives the designer access to a list of options. 
Some merely set up parameters; others cause the execution 
of procedures which follow the hierarchical design through 
the block instance mechanism to the primitive components 
using the recursive descent technique. 
5.3 SIMULA IMPLEMENTATION - DESIGN 
The programming language used in this exercise is 
SIMULA, an object oriented language based on ALGOL 60 
[Birtwistle73]. 	Experience with ot her languages e.g. IMP 
[Stephens74] and FORTRAN, which are not object oriented 
has shown that their structural and descriptive 
inadequacies are a severe hindrance in this field of 
application. The major problem, as has already been 
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indicated, is the lack of freedom in dynamic storage 
allocation. The stack has been found to be too 
restrictive in this type of application. The process of 
design requires that descriptive records be frequently 
created, edited and deleted. Therefore, when an object is 
created during the execution of the program a storage area 
is dynamically allocated for the object from the heap. 
The storage area contains items of data and references to 
other objects. 
There were a number of reasons for the selection of 
SIMULA as the implementation language. The fact that it 
was the only object oriented language available on any 
machine to which access could be obtained was the major 
factor. Other possible languages have neither its 
richness of structure nor its sophistication of run—time 
storage allocation. The lack of a heap is a particularly 
important drawback as it commonly involves the systems 
implementer in management of memory at a low level i.e. 
the allocation and deallocation of differently sized 
memory areas and associated garbage collection. These are 
tedious and non—trivial facilities to construct, often 
machine dependent, difficult to make efficient and 
uncomfortable in their interface to the rest of the 
applications system. 
SIMULA is not ideal. Being based on ALGOL means that 
it suffers from deficiences in its forms of control 
structures e.g. loops, and its input/output facilities are 
poor. Also large programs which should be split up over a 
number of files are forced into a linearly dependent CLASS 
structure which does not always fit the organisation of 
the program. However, although several interesting 
languages have been reported in the literature e.g. MESA 
[Mitchell78] and ADA [Ichbiah79], none of these are 
generally available and the task of designing and 
implementing one of these or an equivalent was too onerous 
to fall within the scope of this project. As the work has 
progressed SIMULA has emerged as a good choice in that it 
has enabled software to be exchanged with other 
researchers, principally those at the California Institute 
of Technology. The most useful modules have been the 
graphics subsystem [Wipfli78] and the polygon package 
[Barton80]. 	Unfortunately, the DEC-10 version of the 
compiler and run—time system have not been able to cope as 
well as had been hoped with the resource requirements of 
the design system in terms of processor time and, more 
crucially, storage space. The consequence of this problem 
is that some of the examples of verification procedures 
are illustrated by smaller and less complex designs than 
would be ideal. However, it is believed that the general 
philosophy of the system has not been compromised by this 
failure and this issue among others is discussed in 
Chapter 7. 
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An IC design may be described within a special purpose 
SIMULA programming environment. This environment provides 
a block structuring mechanism within which cell 
definitions may be constructed and includes procedures for 
generating and connecting components. The normal CLASS 
parameterisation can be applied to block definitions with 
great effectiveness for cell deformation and the SIMULA 
sequence and control structures can be used for iterations 
and conditional composition. 
The following sections deal with the detailed 
implementation of the primitive component models and the 
block constructs c.f. Chapter 4• A complete example of a 
shift register cell array is contained in Appendix A. 
5.3.1 	THE BLOCK DEFINITION HIERARCHY 
The special purpose programming environment provided by 
the system includes a CLASS "blockdef". Any user defined 
block definition is constructed as a subclass of blockdef 
e.g. 
blockdef CLASS shiftregistercell; 
This implies that the procedural attributes of blockdef 
are also in its subclasses. Specifically, procedures 
exist within "blockdef" which allow the designer to create 
primitive components and instances of other blocks within 
the new block definition. 
101 
Parameters of a block definition appear in the CLASS 
header e.g. 
blockdef CLASS cell( gnd,vdd,signal); 
REAL gnd,vdd,signal; VALUE gnd,vdd,signal; 
The designer includes a block instance in a block 
definition by calling a procedure which takes as 
parameters the name of the instance, a reference to a 
block definition object and a transformation matrix which 
physically positions the instance. Thus a 
"shiftregistercell" object may be created e.g. 
src :-NEW shiftregistercell; 
Within another block definition a procedure call may 
appear which references it, positioning the instance at 
the origin of the new definition. The orientation of the 
block instance is left unchanged by including the identity 
matrix as its transformation matrix e.g. 
blockinst("shiftcell",src,NEW transform(NONE)); 
Transformation matrices may be constructed to perform 
translation, rotation and reflection using procedures 
included in the CLASS transform [Wipfli78]. 
A block instance is regarded as a user defined 
component. Structurally it is viewed as a black box with 
a number of pins to its calling environment. Each pin is 
translated to a coordinode in the calling environment and 




These names are used by the new block definition in 
attaching other components to the block instance. 
Physically, the block instance is positioned by the 
transformation matrix and it follows that the placement of 
the coordinode in the calling environment is fixed by the 
same matrix. The block instance covers the same 
dimensions in physical area as its parent definition. 
Behaviourally, the block instance may either act as the 
aggregate of the components contained in its parent 
definition or, if the designer so chooses, perform 
according to a procedure included in the block definition. 
Thus through successive block instancing at a number of 
levels a hierarchy of modules is constructed and the 
volume and complexity of design data is controlled. 
5.3.2 PRIMITIVE COMPONENTS 
There are two basic primitive components viz, the wire 
and the transistor. Structurally, wires connect two 
coordinodes and exist on a single layer e.g. 
Physically, a wire is a path joining two points in the 2D 
plane. The default path is a straight line. Any other 
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path is constructed by system provided procedures which 
describe the increments for each step of the path 
[Locanthi78]. 	Both absolute and relative increments are 
permitted and steps may be paraxial or generalised vectors 
e.g. 
wire( "from" , " to" ,poly) .path .x( 10) .dy(1) .xy( 12, 6); 
This statement describes a wire on the polysilicon layer 
which connects coordinodes "from" and "to" with a path 
which starts at the position of "from", say (fx,fy), and 
then proceeds incrementally to the points (10,fy), 
(10,fy+1) and (12,6). 	The path is automatically attached 
to "to" if the last increment does not complete the full 
path. 
The specification of L—shaped jogs may be abbreviated 
using the procedures "xtheny" and "ythenx" e.g. 
wire ("from","to",poly).path.xtheny; 
This is a very useful and concise way of describing a path 
since it allows the specification of a connection by 
relative position and without recourse to numeric values 
of displacement. Width is a default associated with the 
layer unless changed explicitly by the designer e.g. 
wire("from","to",poly).width(lQ); 
Behaviourally, a wire is one component in an electrical 
node or net. 
There are a number of different types of transistors. 
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Pullups, puildown and pass transistors are currently 
defined in the system. The models for each type differ in 
some respects but are basically the same. 
Structurally, the transistor is a black box with four 
connections. These connections are pre—named 
"src","drn","in" and "out". 	A procedure is provided by 
the system which includes a particular type of transistor 
within a block definition and allows the designer to name 
it e.g. 
pulldown( "iv") 
This statement causes coordinodes, named by concatenating 
the transistor name and connector names, to be entered 
into the block definition where they may be referenced by 
other components e.g. 
"in v • sr c" 
Physically, for patterning purposes, the transistor is 
a diffusion and polysilicon overlap area, whose dimensions 
are determined by the placement of its coordinode 
connections. Design rules enforce abutting extension 
regions of particular widths in the polysilicon and 
diffusion layers. Pullups are plotted and fabricated with 
an implant layer. Pulldowns are assumed to need a gate 
extension region, which by default continues in the same 
direction as the gate path, but may be specified by the 
designer. The gate path itself follows the same defaults 
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as wire paths with the same arrangement for defaults'. 
Behaviourally, each transistor acts according to its 
particular system defined model. A pullup is always 
conducting since it has its gate tied to its source. A 
pulidown or pass transistor is conducting if a logic 1 is 
applied to its gate. 
5.3.3 COORDINODE ATTRIBUTES AND PLACEMENT 
Coordinodes may be explicitly assigned one of two 
attributes, pin and contact e.g. 
pin( "sigin"); contact("gndx"); 
A pin is simply a structural attribute which defines a 
block's interface to its calling environment. 
A contact acts as confirmation by the designer that 
components on different layers which reference the same 
coordinode are logically connected. Physically, contacts 
require a contact hole and a design rule enforced overlap 
on the connecting layers. Butting contacts are placed by 
the system if a polysilicon to diffusion connection is 
required. The orientation of the contact may be deduced 
from the directions of its connections in - the direction of 
the diffusion overlap but it may need to be explicitly 
defined by a vector e.g. 
coritact("buttx").orientation (1,0); 
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Coordinodes are placed at a point in the plane, which may 
be a function of the block definition parameters. For 
example, baselines are positions on the x or y axis which 
may be parameters to the block definition and may be used 
to produce stretchable cells EJohannsen781. 	Coordinodes 
may also be placed relative to another's position e.g. 
place("sigin",NEW point(0,sig)); 
place("inf.src",NEW point(inv+3,sig+ 4 )); 
place( "mv .drn" ,position( "mv .src") .plus (NEW 
pomnt(0,2)) ) 
5 • 1 SIMULA IMPLEMENTATION - SUBSYSTEMS 
A number of subsystems are provided within the IC 
design environment. These provide graphical feedback, 
verification and access to fabrication. Chapter 6 
includes examples of designs processed by the system. 
This section describes the facilities available and 
addresses the techniques by which they have been realised. 
A list of the menu options available to the designer at 
the highest command level are shown in Figure 5-1. Some 
subsystems include local menus. The system takes 
advantage of the hierarchical nature of the design and 
uses recursive descent of the block instance tree in most 
of the subsystems. 
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help 
annotate - set switch to display names 
block - choose a block definition 
build - construct a block definition 
cif - produce a cif file 
connect - check connectivity violations 
device - switch graphical output device 
drc - dimensional design rule check 
electrics - electrical design rule checks 
grid - draw grid on graphic device 
help - print this information 
layers - select layers to plot 
level - depth of nesting plotted 
list - list block definition dictionary 
logic - logic simulator 
names - annotate with selected names 
plot - plot physical layout 
spice - spice node & component list 
sticks - stick diagram 
stop - return to monitor level 
window - delimit plotting area 
diag - switch diagnostics off & on 
command: 
FIGURE 5-1. MAIN COMMAND MENU. 
5.4.1 GRAPHICAL FEEDBACK 
An IC design may be viewed at a number of levels of 
abstraction. This design system supplies both the usual 
form of artwork and a stick diagram representation as 
feedback to the designer. Design modules may be 
represented by their outlines and the level of the 
hierarchy to which the design is plotted is under the 
control of the designer. Graphical output may be 
annotated with block, transistor and coordinode names and 
a grid is optional. The graphics package is essentially 
device independent and interfaces to another module 
containing drivers for several devices [Wipfli78). 	It has 
been tailored to a recursive programming environment and 
contains a transformation stack. 
The algorithms to display or plot either artwork or 
stick diagrams are essentially the same; the main 
difference is that in a stick diagram wires are plotted as 
standard width narrow tracks. The procedure is as 
follows: 
(1) 	The data structure is traversed once for each 
layer plotted. 
(ii) 	The current block definition's component 
directory is processed and primitive components 
are output directly. 
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(iii) 	Block instance components cause their 
particular instance transformations to be 
concatenated with that of the calling 
definition i.e. the transformation in current 
use. The algorithm then recurses on the parent 
definition of the block instance. 
The level of the hierarchy to which the algorithm 
descends is under the control of the designer. Options 
are also available to plot a grid and to plot layers of 
the design selectively. 
In general, the artwork included as figures in this 
thesis does not show the implant layer. This is an option 
within the system and is employed in this context to make 
the artwork easier to understand by reducing the number of 
lines and avoiding the use of one colour for two different 
masks. 
Stick diagrams are a very useful representation of an 
IC design; the structure of the design is made evident 
while at the same time the topology, layer assignments and 
device sizes are still available for inspection. 
Coordinode and device names can annotate either artwork 
or a stick diagram though they are generally more useful 
with the latter. Unfortunately, close placement of 
110 
devices and coordinodes with long names can result in 
overstriking to the detriment of the legibility of the 
annotation. This effect increases as the scale of the 
plot decreases e.g. the A 14 size appearing in this thesis. 
This is a cosmetic problem and could be solved in a 
production system. 
5. 14.1.1 GRAPHICAL DISPLAY 
There seems to be a reasonable concensus of opinion 
that an interactive display device for use in IC design 
should provide both colour and filled—in shapes. A colour 
raster—scan display fulfils both of these objectives. 
This IC design system interfaces to such a display. It 
was designed by C. Minter £Minter791 and a copy was built 
at Edinburgh University during the summer of 1979. A 
detailed description of the device will not be presented 
but its salient features are filled—in boxes and polygons, 
a 16 location colour look—up table (to select from a range 
of about 4000) and a resolution of approximately 512 by 
512 pixels. This is believed to be a minimum level of 
functionality necessary for an IC design terminal. An 
increase in resolution would be desirable but an 
improvement in this area would require a higher quality 
monitor and a larger frame store. 
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5. 11.1.2 PLOTTING 
Hardcopy output is an obvious necessity to enable a 
designer to examine at length part or all of a design that 
is too large to be displayed on the colour graphics 
terminal. As with the display, colour and filled—in 
shapes are both very desirable. Unfortunately, as yet 
both of these features are offered together only on very 
expensive equipment e.g. a colour ink—jet plotter. 
Therefore the main alternatives are multi—colour pen 
plotters and electrostatic monochrome plotters, which each 
provide one of the desirable features. This IC design 
system is interfaced to the HP 7221A 14—pen flat bed 
plotter. It has a small plotting area of approximately A3 
size. It is a relatively inexpensive device which is 
suited to low complexity output and low throughput. 
5.4.2 MASK MAKING 
All IC design systems must provide a method of 
interfacing to mask making equipment. Some systems 
produce pattern generator drive tapes directly [Eades76]. 
This system chooses to take a higher level route via a 
device independent intermediate form of textual design 
description, CIF 2.0 [Sproull80]. 	This output form is a 
simple graphics language which can be written and read 
with ease, thus saving effort in the design software and 
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allowing access to cell libraries as well as to pattern 
generators. 
The algorithm for producing CIF 2.0 follows a similar 
path to the graphical feedback algorithm of Section 5.4.1 
but does not need to descend the hierarchy of description. 
(i) 	For each block definition in existence, and in 
the order in which it was created, it produces 
a CIF 2.0 description of the components it 
contains i.e. box, wire, polygon and symbol 
call statements. 
Each component causes one or more CIF 2.0 
statements to be output and may cause the 
current layer assignment to be updated. 
The CIF 2.0 symbol call statement includes an instance 
transformation expressed as a series of translations, 
reflections and rotations. For the purposes of this and 
other design aids, the matrix representation of the 
transformation is preferable and is the form used 
internally by the system. 
5 • 4.3 VERIFICATION 
The term verification covers a number of different 
procedures that a designer may wish to employ to ensure 
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the correctness of a design. These will be dealt with 
separately in the following sections. Dimensional design 
rule checking and the calculation of electrical parameters 
will be tackled first and the subject of simulation will 
be discussed in the last section under a number of 
sub—headings. 
5.4.3.1 DIMENSIONAL DESIGN RULE CHECKING 
The object of this type of verification is to look for 
violations of the design rules e.g. line separations less 
than a minimum defined for the layer (c.f. Section 2.2.1). 
Design rules are compiled for a given process, expressed 
in geometric terms and distributed to designers who must 
comply with those rules to achieve a working, high yield 
circuit. Since this system subscribes to the philosophy 
of correctness by construction it is not necessary to 
check line widths, overlaps around contact holes or 
polysilicon and diffusion extensions at transistors. 
Checking a design rule involves extracting the relevant 
portions of geometry from the layout, applying some 
geometric transformations and testing for an error 
condition. For example, to test minimum separation of 
polysilicon wires, extract the polygons defining the 
boundaries of the wires, inflate each of the objects by 
half the minimum separation and check for overlap. Any 
overlap regions result from too close packing. These last 
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two operations are performed by a polygon package 
{Sutherland78, Barton801. 	Examples of algorithms for 
specific design rule checks are included in Section 
6.3.3.1. 	It is envisaged that most design rule checking 
will take place at the lowest level of the design 
hierarchy since design rule checking between instances of 
the same or different blocks does not require an 
enumeration of the instances or primitive shapes in each 
block. An abstraction of each block based on the shapes 
that are placed near its perimeter is sufficient to check 
design rules between blocks £Buchanan781. 
54.3.2 ELECTRICAL CONSIDERATIONS 
There are a number of electrical parameters which a 
designer might wish to compute e.g. the resistance of a 
wire, the ratio of a pullup to a pulldown, or the 
capacitive load on an driver. This system can perform 
such calculations since it models both the structural and 
the physical aspects of the circuit and, through the 
naming of components and coordinodes it can provide the 
designer with a familiar user interface. 
For example, a transistor can be identified by name and 
a wire is specified by the names of its two coordinode 
endpoints. Both components and coordiriode names are held 
in directories which may be searched to find the named 
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object. Calculations then proceed on the data already 
held in the internal data structure. 
5.4L3.3 CONNECTIVITY 
While the design construction model ensures that 
structural connections have correct geometric 
counterparts, unintentional physical connections may have 
occurred in the design and must be detected. This is 
accomplished using geometric analysis methods similar to 
those employed in dimensional design rule checking. From 
each separate layer, geometry is extracted according to 
its membership of an electrical node and any intersections 
between geometries from different nodes are detected as 
errors c.f. Section 6.3.3.3. 	Wires which are connected 
are part of the same electrical node. This is a clear 
example of a verification procedure depending on the 
system being aware of both the structural and physical 
descriptions of the design. 
5.4.3.4 SIMULATION 
Simulation of design behaviour may be performed at a 
number of levels of abstraction viz, circuit, logic and 
functional block. This is achieved either by integrating 
the verification subsystem within the design environment 
or by providing a facility for outputting data files to 
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drive independently operating simulators. The first 
option adds a significant overhead to the size and 
complexity of the design system but permits the simulator 
to be directed from within the same program as the other 
subsystems. The second option removes the simulation 
function from the design system proper by sending it to an 
external simulator through a data file interface. 
For the simulators described in this section the choice 
of an internal or external procedure was based on 
suitability and availablity. 	Circuit simulation was 
regarded as unsuitable for inclusion within the system 
because of its high computational requirements and because 
of its availablity as a package. Logic simulation was 
integrated within the system because its level of 
operation suited the models of the design and it was 
possible to allow the designer to interact with the 
simulation. Block level simulation is implemented by 
user—written procedures and is therefore part of the 
design description within the system. 
5. 14.3.4.1 CIRCUIT LEVEL 
Circuit level simulation is a complex problem which a 
number of people have tackled e.g. SPICE [Nagel75]. 	It is 
computationally expensive and used most frequently at the 
lowest level of the design abstraction i.e. with groups of 
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primitive components. Given these characteristics the 
most reasonable course of action for the design system was 
to provide a subsystem which produced a data file suitable 
for input to a circuit simulator. The names used by the 
designer inside the system are employed in the data file 
where possible and comments are automatically produced to 
clarify obscure data file conventions. 
5.4.3.4.2 LOGIC LEVEL 
A simple logic simulator based on one written by J. 
Rowson and J. Wipfli [Rowson78] was integrated into the 
design environment. Interfaces could also be provided to 
other external simulators. The main advantages of 
integrating the logic simulator is that the system can 
provide graphical feedback and allow interactions by the 
designer driving the logic simulator. Primitive 
components and block instances can be simulated. 
The logic simulator models pulldowns and pass 
transistors as switches and models pullups as resistors. 
An electrical node may be assigned one of seven states: 
FIXHI - supply of logic 1 
ONE - logic 1 sourced by a transistor 
WAS1 - logic 1 stored on a capacitor 
UNKNOWN 
WASO - logic 0 stored on a capacitor 
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ZERO - logic 0 sunk by a transistor 
FIXLO - supply of logic 0 
The algorithm for simulation consists of four steps: 
prediction phase - degrading ONE and ZERO to WAS1 
and WASO 
propagation of FIXHI nodes 
propagation of FIXLO nodes 
resolution of remaining nodes 
This is a particularly simple simulator. It contains no 
information on timing or delays but resolves logic values 
given a set of inputs and existing states. Its 
deficiencies are not held to be important in this context. 
A more extensive simulator could be introduced as an 
external element of the system c.f. SPICE (Section 
5.4.3.4.1). The intention in including this simulator 
within the system was to illustrate the functionality of 
the system and provide an example of this type of 
subsystem organisation. 
5. 1I.3.4.3 BLOCK LEVEL 
A block definition is represented by a SIMULA class 
which can have both procedural and data attributes. One 
of the procedural attributes can be a definition of its 
behaviour. Clearly the designer can engage the power of 
the general purpose language in describing the behaviour 
of the block, but one constraint is that the interfaces to 
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its external environment must conform to the pin 
definitions. One method of describing behaviour is to use 
a finite state machine. Since each block instance may be 
in a different state at any given time, the state must be 
an attribute of the instance and not the definition. 
Setting a mode of operation within the system causes 
the logic simulator to execute the procedural model of the 
block's behaviour instead of delving into its internal 
structure of wires and transistors. The procedure 
consists of a sequence of conditionals and associated 
actions based on the current state of the particular block 
instance and the identity and value of the stimulating 
input. An example of such a procedure is more fully 
discussed in Section 6.3.3.4 and an encoded simulation 
procedure is included in Appendix A. 
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6. IC DESIGN EXAMPLE 
This chapter presents an example of the use of the IC 
design system discussed in Chapter 5. The original 
intention was to choose a design which was easy to 
understand but of sufficient complexity to exhibit and 
test the full capabilities of the system. The example 
chosen was the Arithmetic Logic Unit (ALU) data path of 
0M2 designed by D. Johannsen [Mead80]. 	It is the data 
processing element of one of the major components of a 
microprocessor chip set. The SIMULA description of the 
data path was generated by inspection of the artwork. The 
code file is contained in Appendix B. Unfortunately, the 
size of this design swamped the capabilities of DEC-10 
-SIMULA run—time system and so only the design organisation 
and plotting subsystem descriptions use 0M2 as an example. 
It was found necessary to fall back on the simpler shift 
register design of Appendix A to demonstrate the other 
subsystems. 
6.1 ARCHITECTURAL DESCRIPTIONS 
Architectural descriptions of both designs are 
presented in this section. This enables the reader, with 
the aid of the statistics presented in each subsection, to 
gauge the complexity of the designs and relate that to the 
structure and volume of the descriptive code contained in 
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Appendices A and B. Section 6.2 comments on the 
organisation of the design description files and section 
6.3 contains discussions of the subsystem facilities which 
use examples from the designs and presume a general 
familiarity with their architectures. In general, logic 
and circuit diagrams have been produced manually while 
stick diagrams and artwork have been produced using ICSYS. 
6.1.1 THE SHIFT REGISTER 
A single shift register cell contains an inverter 
coupled to a pass transistor. 	If a single bit wide 
register is n bits in length then it may be constructed 
from 2*n basic blocks. An rn-bit wide shift register 
consists of a vertical stack of m registers. Therefore an 
rn-bit wide register which is n bits in length requires 
2*rn*n block instances. Data moves through the shift 
register under the control of the two phase 
non-overlapping clocks driving the pass transistors. 
Power and ground run horizontally through the register in 
metal, data also runs horizontally but in polysilicon 
between the cells and the clock lines run vertically in 
polysilicon. Adjacent cells abut to make connections. 
Lines or small sections of code from Appendix A have 
already been used as examples in Section 5.3. The logic 
diagram, stick diagram and artwork of a single shift 
register cell are shown in Figure 6-1. Similar 
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representations of a register array are shown in Figure 
6-2 which also illustrates the ability of the system to 
plot at various depths of block instance nesting. 
STATISTICS - SHIFT REGISTER CELL (APPENDIX A) 
Code starts at line : 126 
No. of lines of code : 131 
No. of pins : 8 
No. of wires : 14 
No. of transistors : 3 
No. of block instances : 0 
No. of coordinodes placed : 22 
The code module describing the shift register cell also 
contains a procedural description of its behaviour which 
occupies 35 lines of code, starting at line 131. 
STATISTICS - SHIFT REGISTER ARRAY (APPENDIX A) 
Code starts at line : 262 
No. of lines of code : 96 
No. of pins : 10 
No. of wires : 14 
No. of transistors : 0 
No. of block instances : 1 
No. of coordinodes placed : 10 
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These counts relate to the number of statements of the 
specified type and not to the number of times each 
statement is executed since some statements occur inside 
loops and are executed a variable number of times 






(A) LOGIC DIAGRAM 
(B) STICK DIAGRAM 
	
(C) LAYOUT 
FIGURE 8-1. SHIFT REGISTER CELL. 
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CA) LOGIC DIAGRAM 
SFtC Cl. 2> SRC C2.2) SRC(3.2) SRC C4.2) 
SRC C1.1) SRC (2.1) SRC C3.1) SRC C4.1) 
(B) BLOCK DIAGRAM 
FIGURE 8-2. SHIFT REGISTER ARRAY. 
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CC) STICK DIAGRAM 
CD) LAYOUT 
FIGURE 8-2. SHIFT REGISTER ARRAY. 
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6.1.2 THE DATA PATH 
The architecture of the data path conforms to a 
traditional pattern of data flow. The layout of an 
earlier version of' the complete 0M2 data path chip appears 
as the frontispiece of {Mead80] and is reproduced in 
Figure 6-3. The description of the data path included in 
this chapter deals only with the central functional block 
of the chip which performs the data manipulation 
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FIGURE -3.. 0M2 DATA PATH CHIP. 
4o. REPROOLCED 13Y PERMISSION OF PROF. C. A. MEAD 
The data path has two internal busses which run 
horizontally for the length of the ALU in metal. Power 
and ground run parallel to the bus lines, also in metal. 
Control lines run perpendicularly to the data flow in 
polysilicon and follow a two phase (phil,phi2) 
non—overlapping clock scheme. 
The data path is constructed from four basic block 
types, each with the same bus structure. They have been 
designed so that they may be stretched to identical pitch 
and slotted together to build a particular formation 
within the general architectural philosophy. To explain 
further, at its most dense each block is a different 
height though the vertical ordering of the busses, which 
run horizontally through each block, is the same. The 
blocks are parameterised to stretch in height. The four 
cell types are the memory, input, carry and output stages. 
Manually laid out logic diagrams (some with pass 
transistors) plus annotated stick diagrams and geometric 
layout produced by the design system are shown in figures 
accompanying each section. 
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6.1.2.1 MEMORY 
The dual port memory block takes input from, and sends 
output to, either of the two busses during phil. The cell 
is refreshed during phi2. 	Both the input and its 
complement are available as required by the inpi.t stage of 
the ALU. Two versions of the cell are possible to cater 
for two operands connecting to the next stage. The 
version which abuts the input stage has to carry 
additional cross—overs. 	The logic diagram, stick diagram 
and artwork of the basic memory block are shown in Figure 
6_l. 
STATISTICS - MEMORY STAGE CELL (APPENDIX B) 
Code starts at line : 145 
No. of lines of code : 26 14 
No. of pins : 28 
No. of wires : 52 
No. of transistors : 9 
No. of block instances : 0 
No. of coordinodes placed : 73 
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Busi 
FIGURE 6-4(A). MEMORY CELL - LOGIC DIAGRAM. 
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FIGURE 6-4(B). MEMORY CELL - STICK DIAGRAM. 
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FIGURE 5-4(C). MEMORY CELL - LAYOUT 
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6.1.2.2 INPUT 
The purpose of the input stage is to generate the 
carry—propagate and carry—kill signals from the memory 
outputs and their complements under the control of 
microinstruction inputs. 	First all combinations of the 
inputs are generated then logical functions are selected 
for each of the propagate or kill outputs using the two 
banks of interspersed control lines representing the terms 
of the propagate and kill functions. The control lines 
are named according to their function. Each line has an 
input and output terminal at coordinodes "xxxlN" and 
"xxxOUT" respectively. They are positioned so that 
multiple instances of the same block may be stacked 
vertically. Carry—kill control line inputs and outputs 
begin with the letter K and are of the form "KxxIN" and 
"KxxOIJT". Similarly carry—propagate control line inputs 
and outputs begin with the letter P and are of the form 
"PxxIN" and "PxxOUT". The remaining two letters of each 
name are permutations of F and T, representing the 
inverted and uninverted inputs A and B which appear at the 
left of the block. Therefore if the "KFTIN" - "KFTOUT" 
line is enabled then the value of AND ("ABARIN", t'BIN") is 
selected as the output on "KBAR". The logic diagram, 
stick diagram and artwork of the input stage block are 
shown in Figure 6-5. 
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STATISTICS - INPUT STAGE CELL (APPENDIX B) 
Code starts at line : 415 
No. of lines of code : 339 
No. of pins : 32 
No. of wires : 75 
No. of transistors : 18 
No. of block instances : 0 
No. of coordinodes placed : 122 
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FIGURE 6-5(C). INPUT CELL - LAYOUT. 
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6.1.2.3 CARRY 
The carry stage of the ALU takes the propagate and kill 
signals from the input stage and the immediately lower 
abutting cell's carry-out to produce a carry-out for the 
next higher block and the propagate and carry-out and 
their inversions for the output stage. Carry-out is 
precharged to speed up the operation of the block. There 
are two versions of the carry stage. In one the carry-in 
signal is directed through an amplification stage to 
restore the signal level; in the other the direct vertical 
connection is made. The logic diagram, stick diagram and 
artwork of the carry stage block are shown in Figure 6-6. 
STATISTICS - CARRY STAGE CELL (APPENDIX B) 
Code starts at line : 760 
No. of lines of code : 273 
No. of pins : 25 
No. of wires : 60 
No. of transistors : 14 
No. of block instances : 0 




FIGURE 6-6(A). CARRY CELL - LOGIC DIAGRAM. 
FIGURE 5-5(B). CARRY CELL - STICK DIAGRAM. 
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FIGURE 6-6(C). CARRY CELL - LAYOUT. 
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6.1.2. 14 OUTPUT 
The output stage of the ALU takes the propagate and 
carry signals, and their inversions, and first forms all 
possible logical combinations of these signals. These are 
selected by functions of the four control lines and output 
onto either of the busses. The result control lines are 
encoded in the same way as the carry—propagate and 
carry—kill control lines of the input stage. The logic 
diagram, stick diagram and artwork of the output stage are 
shown in Figure 6-7. 
STATISTICS - OUTPUT STAGE CELL (APPENDIX B) 
Code starts at line : 1039 
No. of lines of code : 329 
No. of pins : 26 
No. of wires : 75 
No. of. transistors : 17 
No. of block instances : 0 
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FIGURE 6-7(C). OUTPUT CELL - LAYOUT. 
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6.1.2.5 ALU BIT SLICE 
A single bit data path through one configuration of the 
ALU can be built from a sequence of two memory, one input, 
one carry and one output block. The different versions of 
the carry stage can be used to make two different versions 
of the bit slice. The amplified version is used for one 
bit slice in four. The floor plan of a bit slice is shown 
in Figure 6-8. 
STATISTICS - ALU BIT SLICE (APPENDIX B) 
Code starts at line : 1374 
No. of lines of code : 313 
No. of pins : 70 
No. of wires : 99 
No. of transistors : 0 
No. of block instances : 
No. of coordinodes placed : 78 
The organisation of the code in this module has been 
complicated by the attempts to build part slices which 
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FIGURE 8-8. ALU BIT SLICE. 
To illustrate the complete function of the data path, 
consider the operation of addition [Mead 801. 	Recall the 
names and encoding of the control lines as explained 
previously. 	If both inputs from the memory cells contain 
a 1, the carry is to be generated while if both inputs are 
0 the carry is killed. 	If the two inputs differ the carry 
is to be propagated (carry out <— carry in). To do this 
operation the kill output should be active if both inputs 
are false, so KFF is enabled. Both PFT and PTF should be 
enabled to propagate properly. 	Therefore, 
K=(KFF,KFT,KTF,KTT)=(1 ,0,0,0) and 
P=(PFF,PFT,PTF,PTT)=(0,1,1,0). 	The result of the ALU 
operation is produced by the output function block. For 
addition the output should be the exclusive—or of 
propagate and carry, so R=(RFF,RFT,RTF,RTT)=(0,1,1,0). 
The output can be directed onto either of the busses. 
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6.1.2.6 ALU DATA PATH 
To construct a 4—bit wide data path all that is 
required is to stack one amplified bit slice followed by 
three ordinary slices. An arbitrarily wide path can be 
built from the basic slice or a multiple of 14 wide path 
can be built by stacking 4—bit wide blocks. The floor 
plan of a 14—bit wide path is shown in Figure 6-9. Note 
that an extra power rail is needed at the top of the path 
c.f. Figure 6-13. 
STATISTICS - ALU DATA PATH (APPENDIX B) 
Code starts at line : 1723 
No. of lines of code : 360 
No. of pins : 614 
No. of wires : 80 
No. of transistors : 0 
No. of block instances : 1 
No. of coordinodes placed : 70 
The organisation of the code in this module has been 
complicated by the attempts to build partial paths which 
would fit into the space available under DEC-10 SIMULA. 
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ALU BIT SLICE (4) - CARRY AMPLIFICATION 
ALU BIT SLICE (3) - NO CARRY AMPLIFICATION 
ALU BIT SLICE (2) - NO CARRY AMPLIFICATION 
ALU BIT SLICE (1) - NO CARRY AMPLIFICATION 
FIGURE 6-9. ALU DATA PATH. 
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6.2 THE DESIGN DESCRIPTION FILE 
The design description file is a prefixed block which 
is the last in a series of SIMULA class definitions i.e. 
it lies on top of the IC design environment. The file 
contains all the information particular to that design 
including the specialised user interface and class 
definitions for each of the modules in the design. The 
designer parameterises each block to the extent that 
satisfies the needs of the architecture. For example, 
parameters may include boolean variables to control the 
selection of alternative structures or integers to define 
the extent of arrays of cells. The reader may observe 
instances of these effects by examining Appendix B in 
relation to the architectural descriptions of the previous 
section. 
A systematic organisation of the description of each 
block is essential to enable the designer to control the 
volume of data in the design description. A graphical aid 
to speed up this process is proposed in Section 7.1. The 
design examples in the appendices exhibit a top—down, 
structural before physical, sequence in the design 
description. This results in sets of procedure calls, 
each dealing with one aspect of the design. First come 
the pin definitions (external interface), followed by the 
components i.e. transistors, wires and contacts 
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(structural) and finally the positions of the coordinodes 
(physical). 	The structural existence of a coordinode is 
deduced by the system from its being referenced by a pin 
component or wire. Block instances cause the implicit 
addition of coordinode connect points to the calling 
environment. Full use of the loop construct can be made 
in defining, connecting and positioning array structures. 
6.3 SUBSYSTEMS 
In this section each of the subsystems previously 
discussed in Section 5.4 with respect to its 
implementation is demonstrated using one of the design 
examples. 
6.3.1 GRAPHICAL FEEDBACK 
Graphical feedback may be by graphics display terminal 
or through plotting. The first of these alternatives 
cannot be properly demonstrated within the confines of 
this text and therefore only plotting examples are 
included. Artwork and stick diagram layouts are available 
from primitive block designs. Memory cell plots of these 
different forms for a minimum pitch cell are shown in 
Figure 6-10. Note the differences between Figures 6-' and 
6-10. 	Figure 6-4 represents a much taller cell than 
Figure 6-10. 
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FIGURE 6-10. MEMORY CELL - MINIMUM PITCH. 
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By parameterisatiori a memory cell can be constructed 
which fits the pitch of the rest of the data path. A data 
path slice normally contains two memory cells which 
between them supply the four data inputs to the next 
stage. The two alternative memory cell designs can also 
be achieved by parameterisation. Their respective stick 
diagrams are shown connected and abutting in Figur 6-11, 
which describes a short slice built from only these two 
cells. 
A single bit data path slice contains five block 
instances i.e. input, carry and output stages following 
the two memory stages. Unfortunately the plot of this 
layout could not be constructed due to the familiar 
deficiencies in the SIMULA run-time system. Therefore two 
sub-slices of the memory cell pair and a shorter data 
path, consisting of only the last three stages were built. 
Their stick diagrams are shown in Figures 6-11 & 6-12. 
The highest hierarchical level in the design of the 0M2 
data path is the n-bit wide data path. Unfortunately this 
was out of range of the system. It was found that the 
largest structure which could be built was a 4-bit wide 
patri of slices containing only the two memory stages. Its 
stick diagram is shown in Figure 6-13. 
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FIGURE 5-12. INPUT + CARRY + OUTPUT SLICE. 
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FIGURE 8-13. 4 BIT WIDE MEMORY PATH. 
-159- 
6.3.2 MASK MAKING 
To interface to pattern generation software for mask 
making the system produces CIF 2.0 {Sprou1180] 
descriptions of the design at the request of the designer. 
Suitable comments are inserted into the file, compatible 
with extensions already proposed by other researchers 
[Hon79]. CIF code files tend to become long with large 
designs and therefore the shift register cell was used to 





P 600,500 600,200 400,200 400,500; 
L NM; 
P 500,400 2100,400 2100,0 500,0; 
L ND; 
P 200,900 800,900 800,300 200,300; 
L NP; 
P 100,700 900,700 900,500 100,500; 
P 800,700 1000,700 1000,500 800,500; 
L ND; 
P 600,1100 600,700 400,700 400,1100; 
L NM; 
P 500,2300 2100,2300 2100,1900 500,1900; 
L ND; 
P 1600,1300 1600,1100 1000,1100 1000,1300; 
L NP; 
P 1400,1400 1400,1000 1200,1000 1200,1400; 
L NM; 
P 0,400 500,400 500,0 0,0; 
L NP; 
P 0,700 200,700 200,500 0,500; 
P 1900,1000 1900,700 2100,700 2100,500 1700,500 1700,1000; 
L ND; 
P 600,1100 600,1000 900,1000 900,1300 1200,1300 1200,1100 
1100,1100 1100,800 400,800 400,1100; 
L NP; 
E. NM; 
P 0,2300 500,2300 500,1900 0,1900; 
L ND; 
P 400,1100 400,1800 600,1800 600,1100; 
L. NP; 
P 200,1100 200,1800 800,1800 800,1100; 
L NI; 
P 250,950 250,1950 750,1950 750,950; 
L NP; 
P 1400,2600 1400,1300 1200,1300 1200,2600; 
LND; 
P 1400,1300 1900,1300 1900,1000 1700,1000 1700,1100 1400,1100; 
L NP; 
P 1400,1100 1400,0 1200,0 1200,1100; 
L ND; 
P 600,2.100 600,1800 400,1800 400,2100; 
L NM; 
B 	600 	400 500,1100 0,1; 
L NC; 
B 	400 	200 500,1100 0,1; 
L ND; 
B 	400 	400 500,1000; 
L NP; 
B 	300 	400 500,1250 0,1; 
L NM; 
B 	400 	400 500,200; 
L NC; 
B 	200 	200 500 1 200; 
L ND; 
B 	400 	400 500,200; 
L. NM; 
B 	600 	400 1800,1000 0,-1; 
L NC; 
B 	400 	200 1800,1000 0,-1; 
L. ND; 
8 	400 	400 1800,1100; 
I. NP; 
B 	300 	400 1800,850 0,-I; 
L. NM; 
B 	400 	400 500 1 2100; 
[. NC; 
B 	200 	200 500,2100; 
L ND; 
B 	400 	400 500,2100; 
L ND; 
B 	200 	200 500,1100; 
OF; 
E 
FIGURE 6-14. SHIFT REGISTER CELL - CIF CODE. 
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6.3.3 VERIFICATION 
For reasons previously explained it was decided to use 
the shift register design example to demonstrate the 
verification subsystems. The logic diagram, stick diagram 
and artwork for the basic cell are shown in Figure 6-1. 
6.3.3.1 DIMENSIONAL DESIGN RULE CHECKING 
A complete design rule checker (DRC) was beyond the 
scope of this thesis. A few illustrative examples were 
programmed to demonstrate the feasibility of an integrated 
subsystem of this type. 
Existing DRC systems spend a substantial proportion of 
their time checking the widths of wires and transistors. 
This is unnecessary under this design discipline because 
minimum widths are already set and there is no way of 
specifying arbitrary boxes or polygons. Similarly metal, 
polysilicon and diffusion overlap around contact holes and 
polysilicon and diffusion extensions around transistors 
are automatically produced. Both of these gains are due 
to the principle of correctness by construction. 
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Separation checking is the major remaining problem. 
Within this class are two similar checks; separation 
between geometries on the same layer and separation 
between geometries on different layers. For an example of 
the first type consider metal to metal separation. A 
specially constructed incorrect design is used as a test 
example. The artwork and stick diagram for this example 
are shown in Figures 6-15(a) & 6-15(b). 	The algorithm is 
as follows: 
Extract metal geometry (Figure 6-15(c)) 
Inflate the shapes by half the minimum separation 
of 3 lambda (Figure 6-15(d)) 
Find the intersection of the merged shapes 
(Figure 6-15(e)) 
If this set is empty then the design contains no 
violations, otherwise the output of Figure 
6-15(e) can be fed back to the designer 
superimposed on the original artwork to show the 




FIGURE 8-15. DRC METAL-METAL SEPARATION. 
(A) LAYOUT (B) STICK DIAGRAM 
(C) EXTRACT METAL (0) INFLATE METAL 
I 
(E) INTERSECTION AREAS 
(F) SUPERIMPOSE LAYOUT 	 (G) SUPERIMPOSE STICKS 
FIGURE 8-15. DRC METAL-METAL SEPARATION. 
The transistor to contact hole. separation was chosen to 
illustrate the checking of a rule which defines the 
minimum separation between two different layers. Using 
the special cell which has been constructed to contain a 
violation. The artwork and stick diagram for this example 
are shown in Figures 6-16(a) & 6-16(b). 	The algorithm is 
as follows: 
Extract all transistor geometry (Figure 6-16(c)). 
Extract the geometry of all non—butting contacts 
(Figure 6-16(d)). 
Inflate both sets separately (Figure 6-16(e) & 
6-16(f)). 
Find the intersection of the two sets (Figure 
6-16(g)). 
Report the violations as previously outlined 
(Figure 6-16(h) & 6-16(i)). 
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(A) LAYOUT (B) STICK DIAGRAM 
F-1 
F-I 
(C) EXTRACT TRANSISTORS 	 (0) EXTRACT CONTACTS 




CE) INFLATE TRANSISTORS 
	
(F) INFLATE CONTACTS 
(0) INTERSECTION AREA 
FIGURE 6-16. DRC TRANSISTOR-CONTACT SEPARATION. 
-I IO 
(H) SUPERIMPOSE LAYOUT (I) SUPERIMPOSE STICKS 
FIGURE -161 DRC TRANSISTOR-CONTACT SEPARATION. 
6.3.3.2 ELECTRICAL CONSIDERATIONS 
IC designers must calculate a number of electrical 
characteristics of circuits. These include resistance, 
capacitance, power density and pullup/pulldown ratios. 
This design system can provide the designer with 
electrical values corresponding to the models of the 
process which the design environment contains. Through 
the names of transistors and coordinodes that have been 
used by the designer in describing the circuit the system 
can interface to the designer and provide visual feedback. 
Once again, a complete array of calculations has not 
been provided but instead a subset of illustrative 
examples has been chosen. Suppose the designer wishes to 
check pullup/pulldown ratios for the shift register cell. 
Then a terminal session might be as shown in Figure 
6-17(a). Since the connectivity of the circuit is known 
it would be possible for the system to discover which 
pulldowns were associated with a specified pullup but this 
facility has not been included. 
Another example using the same cell is the calculation 
of the resistance of the clocked control line running 
vertically through the block. A terminal session (Figure 




ratios - calculate pullup/puildown ratios 
resistance - calculate selected item resistance 
help - print this information 
return - go back to command level 
calculate: ratios 
pullup:pull 




FIGURE 8-17(A). ELECTRICAL CALCULATIONS - RATIOS. 
calculate:resistance 	 - - - 
end with * 
end coordinode l:gx 
end coordinode 2:gout 
resistance= 	0.1200 
end coordinode 1:ps.out 
end coordinode 2:pout 
wire not found 
end coordinode 1:ps.out 
end coordinode 2:phout 
resistance= 165.0000 
end coordinode 1 : * 
calculate : return 
command: 
FIGURE 8-17(B). ELECTRICAL CALCULATIONS - RESISTANCES. 
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6.3.3.3 CONNECTIVITY 
Connections intended by the designer must exist 
physically due to modelling in the system. Because the 
system maintains such a comprehensive description of the 
design it can detect connectivity problems during design 
construction. For example, in constructing the erroneous 
design for the remainder of this section the terminal 
feedback (Figure 6-18) shows that the system found a 
possible missing contact (due to the wire from "phin" to 
"ps.irl" being on the metal instead of the polysilicon 
layer) 
help 
srcarray - construct an array of shift register cells 
srcell - construct a shift register cell definition 
help - print this information 
return - return to main command level 
definition: srcell 
name version:a 
change defaults (y or n) :y 
gnd,sig,vdd,phi,xlfm,ylim (2,6,21,13,21,26):2 5 21 13 21'26 
contact violation at PS.IN  
SRCELL.A 
definition: 
FIGURE 6-18. CONNECTIVITY - TERMINAL SESSION. 
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It is essential to detect unintentional physical 
connections. 	As an example, consider the metal layer and 
search for connections which exist in the layout but which 
have not been specified by the designer. A specially 
constructed incorrect design is used as an example. The 
artwork and stick diagram for this example are shown in 
Figures 6-19(a) & 6-19(b). 
For each electrical node extract the metal geometry 
(Figure 6-19(c) & 6-19(d)) 
Find the intersection of the electrical nodes 
(Figure 6-19(e)) 
If this set is empty then the design contains no 
erroneous connections on the metal layer, 
otherwise the output of Figure 6-19(e) can be 
returned to the designer to show the position of 
the errors (Figure 6-19(f) & 6-19(g)). 
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(A) LAYOUT CB) STICK DIAGRAM 
(C) VERIFIED METAL 	 (0) NEXT TO CHECK 
FIGURE 6-19. CONNECTIVITY CHECKING. 
0~ 
CE) INTERSECTION AREA 
(F) SUPERIMPOSE LAYOUT 	 (C) SUPERIMPOSE STICKS 
FIGURE 8-19. CONNECTIVITY CHECKING.. 
6.3.3.14 SIMULATION 
It is very important that simulation programs work on 
data that matches the design artwork that is going to be 
used for mask making. Designing artwork and independently 
entering input to a simulation program allows 
discrepancies to develop between the two forms. Therefore 
simulators must either be integrated within the design 
system or must operate on data files produced by design 
systems which contain the relevant information. This is 
the philosophy adopted by this design system and both 
operational alternatives are employed over the variations 
of simulators available in the system. 
6.3.3.14.1 CIRCUIT LEVEL 
Circuit level simulation is a specialist art that has 
spawned a number of simulation programs more or less 
applicable to MOS design. SPICE [Nagel75] has become an 
industry standard and that factor, combined with its 
accessibility combined to make it the obvious choice for 
interfacing to this system. Therefore, using the 
component and connectivity information contained in the 
design description and the modelling information included 
in the design environment for NMOS, the designer can 
automatically produce a SPICE input file. The designer is 
provided with a user interface internal to the system 
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through which to identify the power and ground nodes, 
specify the input transitions and define the output 
formats. A typical terminal session is shown in Figure 
6-20(a). The SPICE input file describing the shift 
register cell and the associated simulator output are 




identify vdd coordinode:vin 
identify gnd coordinode:gin 
identify outputs (end with *) :sigout 
identify outputs (end with 
all times in nanoseconds 
identify inputs (end with *):sigin 






identify inputs (end with *) : phin 











identify inputs (end with *):* 
output time step and period:l 100 
print node (* to end) :* 
plot node ( to end) :sigin 
plot node (* to end) :phin 
plot node (* to end) :sigout 
plot node (* to end) :* 
FIGURE 6-20(A). SPICE TERMINAL SESSION. 
* LAMBDA= 	3U * 	2:BULK 
* 1 	: INV. DPN - BUII'X - PULL. SRC - PULL. IN - PULL. CUT - PS. SRC * 0 : INV. SRC - GX - GIN - GOUT * 	3 	: INV.0t7r - INV.IN - SIGIN * 4 : PULL.DfN - VX - VIN - yOur * 5 	: PSX - PS .DPN - SIGOUP * 	6 : PHIN - PS.IN - PS.OUT - PHOUT 
MINV 1 	3 	0 	2 	MENH 	W= 	18.0000U L= 	6.0000U 
MPS 	5 6 1 2 	M1H 	W= 6.0000U 	L= 6.000013 
MPULL 4 	1 	1 2 	MDEP 	W= 	6.000013 L= 	21.0000U 
VDD 	4 	05 
VB 2 0-3 
CSIG 	5 0 0.015PF 
VIN3 3 	2 	PWL ( 	ON 	5V 45N 	5V SON 	OV100N DV) 
VIN6 	6 2 	PWL ( 	ON 	DV iON 	DV 15N 	5V 2514 SV 30N 	CV 60N 	CV 
+65N 	5V 75N 	5V 80N DV) 
.TRAN 1.000N lOON 
.PRINT TRAN 
.PLOT TRAN 	V( 	5) 	V( 	3) 	V( 	6) 	(-1,5) 
.MODEL MH NMcS (LEVEL=2 TOX7E-8 NSUB=3.5E14 
+NSS-1.882E11 XJ=.75U LD=.8 NGATE=1E23 GAMMA-.43 
+NFS1E11 
+130=825 UCRIT=6E4 IJEXP=.25 JTRA=.5 
+CBD=12.33E-5 CBS=12.33E-5 JS=2E-5) 
.MODEL MDEP NMcS (LEVEL-2 TOX7E-8 NSUB=3.5E14 
+NSS=7.785]J. T,ATE=1E23 XJ=.75U LD=.8 
+UCRIT=6E4 LAMBDP=O .001 UEXP=O .25 UTRA=0.5 
+t1025 CBD=12.33E-5 CBS--12.33E-5 JS=2E-5) 
.END  





FIGURE 6-20(C). GRAPH OF SPICE OUTPUT. 
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6.3.3.4.2 LOGIC LEVEL 
The logic level simulator is integrated within the 
design system and provides graphical feedback to the 
designer via the colour display. Textual output is also 
available. 	Input values are defined by the designer and 
progress through the simulation is under the control of 
the designer so that states may be examined at leisure. A 
series of snap-shots from a simulation session is shown in 
Figure 6-21. To simulate the effect of joining together 
block instances it is necessary to deal with the 
characteristics of hierarchical design; in particular 
different logic values may be held by the same net in 
different block instances. This causes a certain amount 
of unavoidable data explosion but does not require a 
complete enumeration of the hierarchy. Only the 
behavioural information need be duplicated since each 
block instance uses the same structural description. 
Figure 6-22 shows a series of snap-shots from a simulation 
of a register cell array. 	Figure 6-23 illustrates an 
alternative mode of display in which all values down 
through the levels of abstraction are shown. 
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(A) SIGIN X->1, PHIN X-'ø 
	
(B) PHIN ø->1 
(C) SIGIN 1->0. PHIN 1-'ø 	 (C) PHIN 0-1 
FIGURE 6-21. SHIFT REGISTER CELL - LOGIC SIMULATION. 
1 RI 
(A) SIGIN l-ø. PHI2 l->ø 
CB) PHIl ø-1 
FIGURE 6-22. SHIFT REGISTER ARRAY - LOGIC SIMULATION. 
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(C) PHIl 1-0 
(0) PHI2 ø->l 
FIGURE 6-22. SHIFT REGISTER ARRAY - LOGIC SIMULATION. 
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0 
g 	 I 
-J 
FIGURE 8-23. SHIFT REGISTER ARRAY - FULL NODE DISPLAY. 
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6.3.3.4.3 BLOCK LEVEL 
When describing the behaviour of a design in terms of 
its blocks it may be desirable to use a procedure. This 
allows more concise definition of the design's function 
and more efficient simulation. This design system caters 
for such behavioural descriptions via the SIMULA 
procedural attribute facility. A procedure describing the 
behaviour of the shift register is included in Appendix A. 
Output is exactly the same as Figure 6-22. 
Consistency between the higher and lower levels of 
behaviour description is obviously desirable but proof is 
difficult to obtain. Enumerating and comparing all 
possible sequences of inputs to different simulation level 
descriptions is impractical. Some degree of assurance 
might be given by a limited comparison and the system 




This thesis has shown that the provision of models with 
components in all three descriptive domains i.e. the 
structural, physical and behavioural, allows the designer 
to construct a complete and consistent design description. 
Through this methodology the design system can provide a 
high level of functionality and achieve reliable 
verification. 
In comparison with traditional design systems the 
approach adopted here has the major benefit of reliable 
verification and the capability to generate a number of 
representations of the design at different levels of 
abstraction. Block diagrams, stick diagrams, check plots, 
and data for mask making and the full spectrum of 
verification procedures can all be generated from or cause 
operations on the same data structure which has been 
constructed using procedural models of the design 
components. 
The implementation of such a design system is centred 
around a high level, general purpose programming language 
environment. An object oriented language, such as SIMULA, 
provides the most suitable programming base for such a 
system. Models of both primitive components and composite 
blocks are provided by the system. Flexibility and 
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extensibility are assured by its inherent programmability. 
Increased functionality is achieved at the cost of more 
rigorous and time consuming design input to the system and 
increased computing resource utilisation during the 
execution phase. However, it is not possible to discuss 
performance in relation to other design systems as no 
comparable system exists at this time. 
7.1 IMPROVEMENTS 
Evaluation of the system from a user standpoint 
suggests a number of possible improvements. The most 
significant of these is the division of the design task 
into two parts viz cell design and chip assembly. These 
tasks are not completely separable but have sufficiently 
different requirements that two complementary systems are 
needed to service them. 
Cell design deals with primitive components being 
connected in the most dense formation a designer can 
devise. The most relevant representation a design system 
can utilise is graphical. Artwork and stick diagrams 
provide the structural and physical forms. 
Therefore the designer requires a design system with 
two coordinated modules. The cell design system should be 
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capable of editing a design in either graphical or textual 
form, interchangeably and consistently [Trimberger79]. 
The textual form then becomes the high level language 
input to the chip integration system. This implies that 
the cell design system must be able to interpret at least 
a subset of the high level language used for the design 
description. 
Chip integration involves instantiating cells to build 
more complex blocks in a hierarchical schema. A language 
description such as that discussed in this thesis provides 
the necessary parameterisation and powerful control 
structures that this phase of design requires. 
Guaranteeing that the parameterisation of the description 
is correct has to depend partly on the designer's 
conception of the system architecture and is therefore not 
an area of design verification in which the system can 
provide complete assurance. Block level simulation can be 
used by the designer to check that the system behaves as 
expected at the highest level of abstraction. 
Successively lower levels of the hierarchy could be 
simulated and the results compared with those obtained at 
the level above. There is no automatic procedure for this 
at present in the system. It would be possible to provide 
such a facility by arranging for a duplicate behavioural 
state structure to be built, simulating both incarnations 
concurrently under different levels of behavioural 
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description and comparing the results. 
System performance is another area of concern. In 
order to achieve acceptably low response times to most 
operations and to minimise memory utilistaion it may be 
desirable to develop more dynamic data structures 
particularised towards single functions rather than the 
all—embracing static data structure currently in use in 
the system. 
7.2 LIMITATIONS 
A design system of the type described in this thesis 
has a number of operational drawbacks which are a result 
of its greater functionality. To get more function out 
the IC design system writer and the IC designer have to 
put more effort in i.e. producing and using a system which 
deals in structural, physical and behavioural descriptions 
requires more work than producing and using a traditional 
geometrically based system. However, the advantages of 
this approach, as summarised at the beginning of this 
chapter, are thought to be a worthwhile gain. 
7.2.1 TECHNOLOGY DEPENDENCE 
The primitive models described in Chapter 4 are 
specific to NMOS technology. Other technologies would 
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require different primitive models although they would 
follow broadly similar lines. However, the major part of 
the programming environment, the approach to design and 
the description of block structure would remain the same. 
7.2.2 LIBRARIES 
The design system performs most efficiently given a 
library of parameterised blocks specific to a particular 
systems architecture e.g. the 0M2 ALU data path IMead801. 
A number of designers can then create a number of designs 
of the same general class. New floor plans could be 
generated from the same basic cells. However, radical 
changes in the character of the target systems 
architecture would require the redesign of the block 
library. 
7.2.3 PERFORMANCE 
The structured IC design methodology discussed in 
Chapter L and integrated within the IC design environment 
described in Chapter 5 is intended to facilitate the 
layout of identically pitched blocks. 	In effect this 
means that cells will be stretched to fit the cell with 
the largest dimension in the connect path. Although this 
constraint maintains regular interconnect it may cause 
designs to be generated that are less dense than they 
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could be. Comparisons of the effect on density of 
different design methodologies are not widely available 
but some initial results suggest that by avoiding random 
interconnect regular designs regain globally the density 
they may lose locally [Heller79, Tarolli791. 
7.3 SUMMARY 
The relevance of this thesis is not diminished by 
details of implementation or performance; the philosophy 
remains the same. Structured design of VLSI requires 
complete, consistent descriptions to be captured by the 
computer aided design system in order to provide all the 
facilities a designer cannot do without in this 
progressively more complex field. 
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GLOSSARY 
ALU 	 Arithmetic Logic Unit 
Block 	 Design module composed of design 
primitives and lower level modules 
Cell Design module cf block 
Diffusion Doped conducting region 	of 	an 	IC 
DRC 	 Design Rule Checking 
ECL 	 Emitter Coupled Logic 
IC 	 Integrated Circuit 
ISP 	 Instruction Set Processor 
LSI 	 Large Scale Integration 
Metal 	 Aluminium conducting layer of an IC 
MOS 	 Metal Oxide Semiconductor 
NMOS 	 N—channel MOS 
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PCB 	 Printed Circuit Board 
Pixel 	 Minimum size picture element 
PLA 	 Programmable Logic Array 
PMS 	 Processor Memory Switch 
Polysilicon 	Polycrystalline silicon conducting 
layer of an IC 
RAM 	 Random Access Memory 
ROM 	 Read Only Memory 
RT 	 Register Transfer 
Shift register Array of cells each storing data during 
one time cycle 
SOS 	 Silicon on Sapphire 
SSI 	 Small Scale Integration 
ULA Uncommitted Logic Array 
VLSI Very Large Scale Integration 
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131 1 BEGIN 
2 EXTERNAL CLASS thngs,dspla,vews,polsys,icsys; 
3 EXThRNAL TNT1XER PROCEDURE xlnot,1or,land; 
4 EXTERNAL TEXT PROCEDURE upcase,getitem,frontstrjp,conc,jnitam,jnhine,scanto; 
5 EXTERNAL TEXT PROCEDURE front,rest; 
6 EXTERNAL CHARACTER PROCEDURE getch; 
7 EXTERNAL PROCEDURE enterc1ebu ,sleep,spl it; 
8 EXTERNAL INTEGER PROCEDURE trmop,search; 
9 
132 10 icsys BEGIN 
11 
12 
13 REP (menu) defnccxn,simcn; 
14 
15 PROCEDURE defnoptions; 
133 16 BEGIN 
17 REF (blockdef) deflnst; 
18 TEXT deftext,cmd,yorn; 
19 REAL Xx; 
20 
134 21 WHILE cmd\=defncom.opt(4) DO BEGIN 
22 cmd:-Copy(defncom.getcmd); 
135 23 IF cmd=defncom.opt(1) THEN BEGIN 
24 Outtext ("name version:"); Breakoutimage; 
25 deftext:-upcase (Con' (Initem (infl)); 
26 deflnst:-blockdefset.fjnd (upcase 
27 Copy (Inline (Copy ("name definition to Instance:"),!nf)))); 
136 28 IF definst==NONE THEN BEGIN 
29 Outtext ("no definition of that name"); Outimage; 
137 	E6 30 END ELSE BEGIN 
31 Outtext ("repetition in (x,y):"); Breakoutimage; 
32 durrentdef:-Nw srcellarraydef (Inint,Inint, 
33 clefinst,deftext); 
34 cur rentdef .setsnaxwindow; 
E7 35 END; 
138 	ES 36 END ELSE IF cmd=detncom.opt(2) THEN BEGIN 
37 detncom.namedef (deftext,yorn); 
139 38 IF yorn="Y" THEN BEGIN 
39 Outtext 	("gnd,sig,vdd,phi,xlim,ylim (2,6.21,13,21,26):"); 
40 Breakoutimage; 
41 currentdef:-NEW srcelldef (Inlnt,Inint,Inint,Inlnt, 
42 Inlnt,Inint,deftext); 
E9 43 END ELSE 
44 currentdef:-NEW srcelldef (xx,xx,xx,xx,xx,xx,deftext); 
45 cut- rentclef.setivaxwjndow; 
E8 46 END ELSE IF cmcl=de[ncom.opt(3) THEN defncom.helpinfo; 
E4 47 END; 
E3 48 EM) of defuoptions; 
49 
50 PROCEDURE initdefnopt; 
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53 detncom:-NEW menu (4); 
54 detncom.optt.L) :-Copy ("srcarray"); 
55 defncom. help(l):-Cop' 
56 (srcarray - construct an array of shift register cells"); 
57 clefncom.opt(2):-copy ("srcell"); 
58 defncom.help(2):-Copy ("srcell - construct a shift register cell definition"); 
59 detncom.opt(3):-copy ("help"); 
60 de[ncom.help(3):-copy("help- print this Information"); 
61 defncom.opt(4):-copy ("return"); 
62 defncom.he1p(4):-co 	("return - return to main command level"); 
63 
64 detncom.prompt:-Copy ("definition"); 
65 
ElU 66 tNU ot initcietnopt; 
PROCEDURE simoptions; 
1311 69 BEGIN 
70 TEXT cmd; 
71 INTEGER I; 
72 
812 73 WHILE cmd\=slmcom.opt(6) DO BEGIN 
74 cmd:-Copy(slmcom.getcmd); 
813 75 IF cmd=simcom.opt(l) THEN BEGIN 
814 76 INSPECT currentdef DO BEGIN 
77 setstate ("gin") .fixlo; setstate ("vin").fixhl; 
78 setstate ("phin").zero.one; 
79 setstate ("51gm") .one.one.zero.zero; 
E14 80 END; 
81 logsimblockclef (currentdef); 
B15 E13 82 END ELSE IF cmd=simcom.opt(2) THEN BEGIN 
1316 83 INSPECT currentdef [0 BEGIN 
81/ 134 FOR i:=1 STEP 1 UNTIL currentdef QUA srce11arra1ef.yrep DO l3Wth 
setstate 	(sl("gin",i)).fixlo; setstate (sl("vin",i)).fixhi; 
86 setstate (sl("slgin",I)) .ones(4) .zeros(4); 
E17 87 END; 
818 88 FOR i:=l STEP 1 UNTIL currentdef QUA srcellarraylef.xrep/2 DO BEGIN 
89 setetate (sl("philln",i)).zero.one.zero.zero; 
90 setstate (si ("thi2in" ,i)) .zero.zero.zero.one; 
E18 91 END; 
E16 92 END; 
93 logsimblockdef (currentdef); 
1319 E15 94 END ELSE IF cmd=simcom.opt(3) THEN BEGIN 
95 displayfull:=NOT displayfull; Outtext ("full node display 
96 IF displayfull THEN Outtext ("LW') ELSE Outtext ("OFF"); 
97 Outlmage; 
820 E19 98 END ELSE IF cmd=simcom.opt(4) THEN BEGIN 
99 currentdef.blocksimon:=NOT currentdef.blocksimon; 
B21 100 IF currentdef.blocksimon THEN BEGIN 
101 displayfull:=FALSE; Outtext ("block on"); 
E21 102 END ELSE Outtext ("block off"); Outimage; 
E20 103 END ELSE IF cmd=simcom.opt(5) THEN slmco.n.helpinfo; 
E12 104 END; 
H 
H 
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Eli 105 END of simoptions; 
106 
107 PROCEDURE Initsimopt; 
822 108 BEGIN 
109 simcom:-NEW menu(6); 
110 slmcom.opt(1):-Copy ("Cell"); 
111 simcom.help(l):-Copy ("cell - simulate srcell"), 
112 simcom.opt(2):-Copy ("array"); 
113 simcom.help(2):-copy ("array - simulate srcell array"); 
114 simcom.opt(3):-Copy ("full"); 
115 simcom.help(3):-copy ("full - full node display switch"); 
116 simcom.opt(4):-copy( "block"); 
117 sIIncom.help(4):-copy("block - block level simulation on"); 
118 simcom.opt(5):-Copy ("help"); 
119 simcom.help(5):-Copy ("help- print this information"); 
120 simcom.opt(6):-CoFy ("return"); 
121 simcom.help(6):-Copy ("return - back to command level"); 
122 
123 slmcom.prompt:-copy ("simulate"); 
E22 124 END of initsimopt; 
125 
126 blockdef CLASS srcelldef (god, sig, vdd, phi, xlim, ylim,type); 
127 VALUE type; TEXT type; 	REAL gnd,sig, vdd, phi, xlim, ylim; 
823 128 BEGIN 
129 INTEGER storeopasso,storeOpassl,storelpasso,storelpassl, lnvbase,ypass; 
130 
131 PROCEDURE blocksim (nss,coord); REF (nodestateset) nss; 
132 REF (coordinode) coord; 
B24 133 BEGIN 
134 IF nameof (coord,"vjn") THEN simoutput (nss,"vout",valueof(nss,coord)) ELSE 
135 IF nameof (coord,"gln") THEN simoutput (nss,"gout",valueof (nss,coord)) 
136 ELSE 
825 137 IF nameof (coord,"sigln") THEN BEGIN 
826 138 IF valueof (nss,coord))0 THEN BEGIN 
139 IF nss ,blockstate=storeopasso THEN nss .blockstate : =storelpasso ELSE 
827 140 IF nss.blockstate=storeOpassl THEN BEGIN 
141 nss.blockstate:=storelpassl; simoutput (nss,"sigout" ,zeroed); 
E27 142 END ELSE 
143 IF nss.blockstate=storelpassl THEN simoutput (nss,"sigout",zeroed); 
828 E26 144 END ELSE BEGIN 
145 ft flss.blockstate=storeupassl THEN slmoutput (nss,"sigout",oned) ELSE 
146 IF nss hlockstate=storelpass() THEN nss blockstate :=store0passo ELSE 
1329 147 IF nss.blockstate=storelpassl THEN BEGIN 
148 nss.hlockstate:=storeopassl; simoutput (nss,"sigout" ,oned); 
E29 149 END; 
E28 150 END; 
830 E25 151 END ELSE IF nameot (coord,pnin") THEN BWIN 
NJ! 152 IF valueof (nss,coord)>0 THEN BEGIN 
153 IF nss.blockstate=storeOpasso THEN slmoutput (nss,"slgout",oned) ELSE 
154 IF nss .blockstate=storelpassl TIIFI4 simoutput (nss , " sigout" ,zeroed) ELSE 
1332 155 IF nss.hlockstate=storeopasso THEN BEGIN 
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833 E32 157 END ELSE IF nss.blockstate=storelpasso THEN BEGIN 
b3i 
158 nss.blockstate:=store.Lpassl; simoutput (nss,"sigout ,zeroeci); 
159 END; 
134 	E31 IbU END ELSE BEGIN 
161 IF nss.blockstate=storeopassl THEN nss.blockstate:=storeopassci ELSE 
162 IF nss.blockstate=storelpassl THEN nss.blockstate:=storelpasso; 
E34 163 END; 
164 simoutput (nss,"out",va1ueof (nss,coord)); 
E30 165 END; 
E24 166 END of blocksim; 
167 
168 Iset text name of cell definition; 
169 nameblock (conc ('srcell.",type)); 
170 
171 I check default settings for parameters; 
172 default (gnd,2); 	default (slg,6); default (vdd,21); 
173 default (phi,13); default (xlim,21); default (yllm,26); 
174 Idefine block bounding box; 
175 blockboundbox (0,0,xlim, ylim); 
176 
177 Idefine the Inverter x baseline and; 
178 Ithe pass transistor y baseline; 
179 invbase:= 5; ypass:=s!g+6; 
180 
181 lexternal Interface; 
182 pin(g1n") ;pin("gout");pin("vin");pin("vout"); 
183 pin("phln") ;pIn("iout");p1n("sigin") ;pin("sigout); 
184 




189 [power and ground lines; 
190 wLre(gin","gx".metal).wjdth (4); wire("gx,"gout",metal).width (4); 
191 wire("vIn","vx"meta1).w1dth (4); wire('vx","vout",metal).width (4); 
192 








201 Ipulldown connections; 
202 wire("buttx","inv.drn ,dlff); 
203 w1re("Inv.src ,"gx" ,dlff); 
204 
205 Idata line wires; 
206 wire("slgin',"inv.in",poly); 
207, wIre(buttx","ps.src",dItf).path.dy(-2).dx(5).ythenx; 
208 wire("ps.drn","psx",diff) .path.xtheny; 
re) 
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E23 
209 	 wire ( "psx" ,"sigout" ,poly) .path.ythenx; 
210 
211 	 !cxordinodes with contact attributes; 
212 contact("gx);contact("vx");contact ("buttx") .orientation (0,1); 
213 	 contact('psx") .orientation (0,-i); 
214 
215 	 icoordlnode physical positions; 
216 
217 	 Ipower and ground lines; 
211 place ("g in" ,NtW point (0,gnd)); 
219 	 place("gx",NEW point (invbase,gnd)); 
220 place("gout",NEW point(xlim,gnd)); 
221 	 p1ace(vin",NEw point(0,vdd)); 
222 p1ace("vx ,NE'W point(invbase,vdd)); 
223 	 place("vout",NEw polnt(xlicn,vdd)); 
224 
225 	 Idata and control pins; 
226 place("sigln",NEW point (0,sig)); 
227 	 place("sigout",NEW point (xlim,sig)); 
228 p1ace(ph!n",N!w point (phi,ylim)); 
229 	 place("phout",NEw point (phi 3 O)); 
230 
231 	 pullup connections; 
232 place("pJll.drn",NEW point (invbase,vdd-3)); 
233 	 place("pjll.src",NEW point (invbase,vdd-10)); 
234 
235 	 !inverter output to pass transistor; 
236 place("buttx",NEW point (invbase,vdd-10)); 
237 
238 	 !pulldowri connections; 
239 place("inv.drn" ,NEW point (invbaso,sig+l)); 
210 	 place("Inv.src",NEW point (invbase,sig-1)); 
241 place("inv.in",NEW point (invbase-3,slg)); 
242 	 place("inv.out",NEW point (invbase+3,sig)); 
243 
244 	 Ipass transistor connection; 
245 place("ps.ln",NEW point (phi,ypass+i)); 
246 	 place("ps.out",Nw point (phi,ypass-1)); 
247 place("ps.drn",NEW point (phi-I-1,ypass)); 
248 	 p1ace("ps.src",N 	point (ii-1,ypass)); 
249 
250 	 Isignal connection output; 
251 place("psx",NEW point (xiirn-3,sig+4)); 
252 
253 	 I set up internal state code values (arbitrary); 
254 storeopasso:=l; store0passl:=2; storelpasso:3; storelpassl:4; 
255 
256 
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blockdef CLASS srce11arradef (xrep,yrep,celldef,type); 
VALUE xrep,yrep,type; TEXT type; REAL xrep,yrep; REF(srcelldef) ceildef; 
BEGIN 
INTEGER I ,j ,xcell ,ycell ,xrep2; 
Iset text name of cell definition; 
nameblock(conc ("srcellarray.",type)); 
!same useful numbers; 
xrep2:=xrep//2; 
xcell :=celldef .xl!m;ycell :celldef.yl un; 
Iset block bounding box to enable; 
Icoordinode position checks; 
blockboundbox (0,0,xcell*xrep,ycell*yrep); 
1pin specification; 
FOR i:=1 STEP 1 UNTIL xrep2 DO BEGIN 
pin(sl ("UIiilIn" ,i)) ;pin(sl("philout",i)); 
pin(sl("phi2in",i) ) ;pin(sl (çi2out",i)); 
END; 
FOR I:=1 STEP 1 UNTIL yrep LX) BEGIN 
pin(sl ("gin',i) ) ;pin(sl ('gout",i)); 
pin(sl ("sigin",i) ) ;pin(sl ("slgout",i)); 
pin(sl ("vin",i) );pin(sl("vout,1)); 
END; 
Ishift register cell instance specification; 
FOR i:=1 STEP 1 UNTIL xrep IX) BEGIN 
FOR j:1 STEP 1 UNTIL yrep DO 
blocklnst(s2("src",i,j) ,celldef, 
NEW transform (NC*IE) .translatedby (NEW point 
((i_1) * xcell,(j_nAvcell))): 
END; 
linternal wire specification; 
Ipower, ground and data lines; 
FOR j:'l STEP 1 UNTIL yrep IX) BEGIN 
FOR i:=l STEP 1 UNTIL xrep-1 DO BEGIN 
wire(cOnc(52 ("src" ,I,j) ," .gout") ,conc(s2 ("src" 1+1 j) 	g in") metal) 
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313 
314 I clock lines; 
315 
1341 316 FOR i:=1 STEP 1 UNTIL xrep DO BEGIN 
317 FOR j:1 STEP 1 UNTIL yrep-1 DO 
318 
319 
E41 320 END; 
321 
322 Iwires to pin; 
1342 323 FOR i:=1 STEP 1 UNTIL yrep DO BEGIN 
324 wire(sl("gin",i) ,conc(s2("src",l,i) ,.gIn) ,metal); 
325 wire(s1 ("sig in",!) ,conc(s2("src",l,j) ,".sigin") ,poly); 
326 wlre(sl("v!n",l),conc(s2("src'.,l,j),".vjfl),metal); 
327 wlre(sl("gout",i),conc(52("src',xrep,j) ,".gout"),metal); 
328 wlre(sI ("sigout",!) ,conc(s2("src",xrep,i) ,".sigout) ,poly); 
329 wlre(sl("vout",i),conc(s2("src",xrep,j),'.vout),metal). 
330 
E42 331 END; 
332 
1343 333 FOR 1:=1 STEP 1 UNTIL xrep2 DO BEGIN 
334 wire(sl("ph!lin",i) ,conc(s2("src",2*1_j,yrep) ,".phin") ,poly); 
335 wlre(sl("philout",j) ,conc(s2("src",2*i_1,1),".phout") ,poly); 
336 wire(sl("phl2in',j) ,conc(s2("src",2*i,yrep) ,".ph!n") ,poly); 
337 wire(s1("ii2out",!) ,conc(s2("Src n ,2*j,1),.phoutw) ,poly); 
E43 338 END; 
339 
340 Iplace pins physically; 
341 
1341 342 FOR i:=1 STEP 1 UNTIL yrep IX) BEGIN 
343 place(s1("g!n",i),posItion(conc(s2("src",1,1),.gifln))); 
344 place(sl("sig!n",i) ,position(conc(s2("src",l,j) ,".s!gln"))); 
345 place(sl("v!n",l),posltion(conc(52("src",1,j),".vjn'))); 
346 place(s1(ngout,i), posit!on ( conc ( s2(wsrc u ,xrep, j ), n •got)));  
347 place(s1("sigout",i),positIon(cnc(s2(nsrcu,xrep,j),w5igout..))); 
348 place(s1("vout",i),pos!t1on(co(s2("src",xrepj) ,".vout")fl; 
E44 349 END; 
350 
1345 351 FOR i:=1 STEP 1 UNTIL xrep2 DO BFEIIN 
352 place(sl("phl1in",i),pos1tion(nc(s2("src",2*j1,yrep),.ph!fl))); 
353 
354 place(sl("phj2In",j) ,posit!on(conc(52("src",2*j,yrep) ,".phln"))); 
355 place(sl("pbi2out",i) ,posltlon(conc(52("src",2*!,1) ,".phout"))); 
E45 356 END; 
357 
E35 358 END of srcellarraydef; 
359 
360 initdefnopt; initsimopt; mainoptions (defnopt!ons,simoptions); 
361 
E2 362 END; 
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1 	BEGIN 
2 EXTERNAL CLASS thngs,dspla,vews,Icplot; 
3 	EXTERNAL INTEGER PROCEDURE x1 , lnot ,lor, land; 
4 EXTERNAL TEXT PROCEDURE upcase,getitn,frontstrip,conc,jnjtem,jnljne,scanto; 
S 	EXTERNAL TEXT PROCEDURE front,rest; 
6 I see page 3-241 DECSYSTEM-20 Monitor Calls Manual 
7 	EXTERNAL CHARACTER PROCEDURE getch; 
8 EXTERNAL PROCEDURE enterdebu,s1eep,split; 
9 	EXTERNAL INTEGER PROCEDURE trmop,search; 
10 




15 	I 	menu and control of block building 
16 
17 
10 	REF (menu) defncn; 
19 REAL vdd,gnd,busl,bus2,ylim; 
20 
21 	PROCEDURE defnoptlons; 
22 BEGIN 
23 	 TEXT deftext,yorn; 
24 REAL xx; 
25 	 BXLCN4 trnem ,metype ,amp; 
26 REF (mncel1) mn1,mmn2; 
27 	 REF (aluinputdef) input; 
28 REF (alucarrychaindef) carry; 
29 	 REF (aluoutputdef) output; 
30 REF (otn2bltslice) definst; 
31 	 SWITCH com:=me,lnp,ca,ou,sl,ar,,he,ba,re; 
32 
33 	 next:GOTO com(defncom.getcmd); 
34 
35 	 ba:Outtext ("change baselines -"); Outimage; 
36 defncom.getparm ("vdd",vckJ); defncom.getparm ("gnd",gnd); 
37 	 defnccmi.getpam ("busl",busl); defncom.getpam ("bus2",bus2); 
38 clefncoin.getparm ("yllm",ylim); GY1D next; 
39 
40 	 me:defncom.namedef (deftext,yorn); 
41 IF yorn="Y" THEN BEGIN 
42 	 Outtext ("not in yet"); Outimage; 
43 END; 
44 	 Outtext ("stage 1 or 2:"); Breakoutimage; memtype:=Inint=2; 
45 currentdef:-NEW mancéll (xx,xx,xx,xx,xx,xx,xx,mentype,deftext); 
46 	 currentdef.sebnaxwindow; GOTO next; 
47 
48 	 inp:defncom.namedef (deftext,yorn); 
49 IF yorn="Y" THEN BEGIN 
50 	 Outtext ("not in yet"); Outimage; 
51 END; 
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53 currentdef sebnaxwinc3ow; GOW next; 
54 
55 ca:defncom.namedef (deftext,yorn); 
56 IF yorn="y" THEN BEGIN 
57 Outtext ("not in yet"); Outimage; 
58 END; 
59 Outtext ("amplifier stage (0=no,l=yes):"); Breakoutimage; 
60 amp:=Inint=1; 
61 currentdef:-Ni alucarrychaindef (xx,xx,xx,amp,deftext); 
62 currentdef.setjnaxwjn(jow; GOTO next; 
63 
64 ou:defncom.namedef (deftext,yorn); 
65 IF yorn="Y" THEN BEGIN 
66 Outtext ("not In yet"); Outimage; 
67 END; 
68 currentdef:-NEW aluoutputdef (Xx,xx,xx,xx,xx,xx,deftext); 
69 currentdef .setmaxwindow; GO1U next; 
70 
71 sl:Outtext ("name version:"); Breakoutimage; 
72 deftext:-upcase (Copy (initem (inf))); 
73 Outtext ("memory or alu (1 or 2):"); Breakoutimage; tmmn:=Inint=1; 
74 IF twomem THEN BEGIN 
75 meml:-findcelldef ("memory cell 1"); 
76 mmn2:-findcelldef ("memory cell 2"); 
77 END ELSE BEGIN 
78 Input:-flndcelidef ("input cell"); 
79 carry:-findcelldef ("carry cell"); 
80 output:-flndcelldef ("output cell"); 
81 END; 
82 IF (twomma AND (memj==N(4E OR mem2==Nci'E)) 
83 OR (NOT twomem AND (input==Nc*'IE OR carry--NONE OR output==NONE)) THEN 
04 BEGIN 
05 Outtext ("parameter unspecified"); Outimage; GOTO next; 
86 END; 
87 currentdef:-NEW om2bitslice 
88 (meml,mem2,inpit,carry,output,twomem,deftext). 
89 currentdef.setmaxwindow; GOTO next; 
90 
91 ar:Outtext ("name version:"); Breakoutlmage; 
92 deftext:-upcase (Copy (initem (inf))); 
93 clefinst:-findcelldef ("aluslice cell"); 
94 IF definst==NCE THEN BEGIN 
95 Outtext ("no definition of that name"); Outimage; GO'FO next; 
96 END; 
97 Outtext ("alu width:"); Breakoutimage; 
98 currentdef:-NEW om2alndef (Inint,deflnst,twoinem,deftext); 
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E3 105 END of defnoptions; 
106 
107 PROCEDURE initdefnopt; 
B12 108 BEGIN 
109 defncom:-NEW. 	menu (9); 
110 defncom.opt (1):-Copy('mmnory"); 
ill defncom.opt (2):-Copy("input"); 
112 defnccm.opt (3):-Copy("carry"); 
113 defncom.opt (4):-Copy("output"); 
114 clefncom.opt(5):-copy ("slice"); 
115 defncom.opt (6):-Co' ("path"); 
116 defncom.opt (7):-Copy("help"); 
117 defncc*n.opt (8):-Copy ("baselines"); 
118 defnccn.opt (9):-Copy("return"); 
119 defncom.he1p(1):-Copy("memory - construct dual port register block"); 
120 defncom.help(2):-copy ("input - construct alu input stage"); 
121 defncc*n.help(3):-Coy ("carry - construct alu carry stage"); 
122 defncom.help(4):-copy ("output - construct alu output stage"); 
123 defncom.help (5):-copy ("slice - construct an alu slice"); 
124 defncom.help(6):-copy ("path - construct an N wide alu data path"); 
125 defncom.help(7):-copy ("help- print this information"); 
126 defncom.help(8):-copy ("baselines - define placement base lines"); 
127 defncom.help(9):-copy ("return - return to main command level"); 
128 
129 defncom.prompt:-co' ("definition"); 
130 
E12 131 END of lnitdefnopt; 
132 
133 PROCEDURE simoptions; 
B13 134 BEGIN 
E13 135 END of simoptions; 
136 
137 PROCEDURE initsimopt; 
814 138 BEGIN 
ElI 139 END of initsimopt; 
140 
141 I 
142 alu memory dual port register cell 
143 
114 
145 blockdef CLASS mnuncell 
146 (readl,read2,drivel,drive2,refresh,vddinv,xlim,mmn2,type); 
147 VAWE type,inem2; TEXT type; 
148 BOOLEAN mem2; 
149 REAL readl,read2,drlvel,drive2,refresh,vddinv,xlim; 
150 
815 151 BEGIN 
152 
153 REAL !nvdat,refdat; 
154 
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157 	 default (readl,11); 
158 default (read2,3); 
159 	 default (drivel,35); 
160 default (drive2,42); 
161 	 default (refresh,15); 
162 default (vddlnv,19); 
163 	 default (xlim,43); 
164 
165 	 blockboundbox(0,0,xlim,ylim); 
166 
167 	 invdat:=bus2+9.5; refdat:=busl-9.5; 
168 
169 
170 	 1pin specification; 
171 pin("vddin") ;pin("vddout") ;pin("gndin"); 
172 	 p1n(gndout") ;pin("inbusl") ;pin("outbusl'); 
173 pin("inbus2");pin("outbus2"); 
174 	 IF mem2 THEN pin("indrbus2") ELSE pin("outdrbus2"); 
175 pin("rdinbus2");pin('rdoutbus2"); 
176 	 pin("rdinbusV') :pin("rdoutbusl"); 
177 pin("drinbusl");pjn("droutbusl"); 
178 	 pin("drinbus2");pin("droutbus2"); 
179 pin("refln");pin("refout); 
180 	 p!n("vdcJinvin");pfn("vddinvout"); 
181 
182 	 I memory outputs to alu input stage; 
183 pin (zoverout"); pin ("zbaroverout"); 
184 	 IF mem2 THEN BEGIN 
185 pin ("zout"); pin ("zoverin"); pin ("zbarout"); pin ("zbaroverin"); 
186 	 END; 
187 
188 	INB a single contact doubles for both read drive data access 
189 to bus 2 between successive cells of an array; 
190 
191 	 !main components; 
192 
193 	 Ibus read and drive pass transistors; 
194 passtran("psrdl");passtran("pard2"); 
195 	 passtran("padrl") .intoout; 
196 passtran("psdr2") .lntoout.xy(drive2-3,bus2-2). 
197 	 dy(4); 
198 
199 	 Irefresh pass transistor; 
200 passtran("ref"); 
201 
202 	 !inverter pullups and pull downs; 
203 pullup("pulll","meninx") .srctodrn.dy(-7) .xtheny; 
204 	 pullclown("fnvl") .intoout.width(2.818); 
205 pullup("pu112","memoutx") .srctodrn.ythenx; 
206 	 pulldown("inv2").intoout.dy(2).dxy(-3,3).dx(-3); 
207 
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209 	 w1re(vddin',"vx",meta1) .width (4); 
210 wlre("vx',"vddout",metal) .width (4); 
211 	 wire("cjndln",'gx",meta1) .width (4) .path.xtheny; 
212 wire ("gndout",'gx',metal) .wldth (4) .path.xtheny; 
213 	 wlre("vx","vddlnvin",(liff) .path.xtheny; 
214 
215 	 !read and drive control wires and refresh wires; 
216 wlre("rdinbus2","psrd2.in",poly).path.y(bus2-4.5).xtheny; 
217 	 wlre("psr(12.out',"rdoutbus2",poly) .path.dy(3) .xtheny; 
218 wire("rdinbusl","psrdl.ln",poly).path.y(buSl_4.5).xtheny; 
219 	 wlre("psrdl.out","rdoutbusJ",poly) .path.dy(3).xtheny; 
220 wlre("drinbusP,"fix",poly).path.y(bus2-6.5).dxy(-1,1). 
221 	 y(bus2+5.5) .dxy(1,1) .y(gnd); 
222 wire 
223 	 ("psclrl.in,"fix",poly) .path.dy(-2) .dx(-4) .dy(-5) .dxy(4,-4) .y(grd); 
224 wlre("psdrl.out","droutbusl",poly); 
225 	 wlre("psdr2.1n","drinbus2",poly) .path.dxy (2,-2).y(0); 
226 wIre(psdr2.out","droutbus2",poly) .path.dxy(2,2).y(ylim); 
227 	 wlre("refin","ref.in',poly) .path.y(refdat-4) .xtheny; 
228 wlre("ref.out","refout",poly) .path.dy(5) .dx(-2) .y(busl+3.5).xtheny; 
229 
230 
231 	 !bus lines; 
232 wlre("rdbuslx"."lnbusl",metal) .path.ythenx; 
233 	 wlre('rdbuslx","clrbuslx",metal) .path.y(busl) .xtheny; 
234 wire("drbusix',"outbus1",meta1) .path.ythenx; 
235 	 wire("rdrbus2x,"inhus2",metal) .path.ythenx; 
236 wlre("rdrbus2x",'outbus2",metal) .path.ythenx; 
237 
238 	 Ifiddled use of bus 2 contact; 
239 IF mecn2 THEN wlre("rdrbus2x','Indrbus2",diff) .path.ythenx 
240 	 ELSE wire("outdrbus2",'dr2.drn",diff); 
241 
242 
243 	 Iconnect read lines to first Inverter and buses; 
244 wlre('rdrbus2x",'psrd2.drn",dlff); 
245 	 wire("psrd2.src" ,"tolnvlx",dlff) .path.x(read2+5) .ythenx; 
246 wlre('toinvlx","toreflx",dlff); 
247 	 wire("toreflx","psrdl.src",diff) .path.dx(-1) .ythenx; 
248 wire("toinvlx","togtlx",metal) .path.dy(0.5) .xtheny; 
249 	 wlre("irivl.ln","togtlx",poly) .path.dxy(-1,-l).ythenx; 
250 wIre(psrd1.drn","rdbus1x",dIff) .path.xtheny; 
251 
252 	 iconnect drive lines to buses; 
253 w1re("memoutx ,"from!nv2x",metal); 
254 	 wire("frominv2x","psdri.src",diff) .path.dx(1) .ythenx; 
255 wire("psdrl.drn","drbuslx",diff) .path.xtheny; 
256 	 wlre("frominv2x","ps(lr2.src",diff) .path.xtheny; 
257 
258 	 INB bus 2 drive line already connected to pin; 
259 
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261 wire("memoutx',"ref.src,diff) .path.ythenx; 
262 wire('ref.drn","toref2x",dIff) .path.xtheny; 
263 wire('toref2x',"toreflx",metal) .path.dy(-0.5) .xtheny; 
264 
265 Iconnect UP first inverter; 
266 wire("vx","pulll.drn',dlff) .path.xtheny; 
267 wire( "pulli .src" ,"mem!nx" ,diff); 
268 wlre("invl.drn" ,"mninx" ,diff) .path.xy(vddinv+6,invdat-i-1) .xtheny; 
269 wire("memlnx","inv2.in",poly).path.dy(-1).xtheny; 
270 wlre("invl.src","gx",diff).path.dxy(-3,3).ythenx; 
271 Iconnect up second inverter; 
272 wire("pull2.drn',"vdc1invout",dlff) .path.xtheny; 
273 wire("pull2.src","memoutx" ,dlff); 
274 wire("!nv2.drn","memoutx",diff) .path.ythenx; 
275 wire("Inv2.src","gx" ,diff) .path.y(gnd) .xtheny; 
276 
277 I connect ouputs to alu input stage; 
817 	278 IF mem2 THEN BEGIN 
279 wire ("fromlnv2x","zout",metal) .path.ythenx; 
280 wire ("zoverin","zoverout",metal); 
281 wire ("memlnx","zbarout",metal) .path.ythenx; 
282 wire ("zbaroverin' ,"zbaroverout" ,metal); 
B18 E17 	283 END ELSE BEGIN 
284 wire ("fromlnv2x","zoverout",metal) .path.ythenx; 
285 wire ("memInx","zbaroverout"meta1) .path.ythenx; 
E18 	286 END; 
287 
288 Imake contacts explicit; 
289 
290 Ipower and ground contacts; 
291 contact('gx") ;contact("vx"); 
292 
293 Icontacts to buses for read and drive lines; 
294 contact("rdbuslx") ;contact("drbuslx"); 
295 contact("rdrbus2x"); 
296 
297 Icontacts from bus reads to inverter and refresh; 
298 I and from inverter to drive line; 
299 contact ("toreflx"); contact ("toinvlx"); contact ("togtlx"); 
300 contact ("toref2x"); contact("frominv2x"); 
301 
302 Ibutting contacts at pullups; 
303 contact("meminx") .orientation(0,-l); 
304 contact("memoutx") .orlentation(0,1); 
305 
306 !define coorclinode positions with respect to 
307 pararneterised baselines; 
308 
309 !power and ground coordinode postlons; 
310 place("vc3din" ,NEW polnt(0,vdd)); 
311 place("vx",NFW point(vddinv,vdd)); 
312 place("vddout",NEW point(xlim,vdd)); 
C" 
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313 	 place("gndin",NEW point(0,gnd)); 
314 place("gx",NEW point(vddinv,gnd-l)); 
315 	 place ("gndout" ,NEW point(xlim,gnd)); 
316 
317 	 Ibus line coordinode positions; 
318 place('inbusl",NEW point(0,busl)); 
319 	 place("drbuslx",NEW point(cirivel-4,busl+0.5)); 
320 place("r(lbuslx",NEW point(readl+2,busi-0.5)); 
321 	 place("outbusl",NEW point(xlim,busl)); 
322 place("inbus2",NEW point(0,bus2)); 
323 	 place("rdrbus2x",NEW point(read2-2,bus2-.5)); 
324 place("outbus2',NEW point(xlim,bus2)); 
325 
326 	 !fiddled bus 2 data line positions; 
327 IF mn2 THEN place("indrbus2",NEW point(0,bus2)) 
328 	 ELSE place(outdrbus2",NEW point(xlim,bus2)); 
329 
330 	 Irefresh line coordinodes; 
331 place("refin",NEw point(refresh,0)); 
332 	 place("ref.ln" ,NEW point(refresh+4,refdat-2)); 
333 place (ref.out" ,NEW point (refresh-I-4,refdat)); 
334 	 place("refout",NEW point(refresh,ylim)); 
335 
336 	 I coordinodes for power line to pullups; 
337 place ("vddinvin", NEW point (vddinv-I-1,0)); 
338 	 place ("vddinvout",NEW point (vddinv+l,yllm)); 
339 
310 	Icoordinodes for read line joining to 
311 first inverter buses and refresh input; 
342 	 place("psrdl.drn', NEW point(readl-1,busl-0.5)); 
313 place("psrdl.src",NEW point(readl-3,busl-0.5)); 
344 	 place("toreflx",NEw point(readl-4,refdat+l)); 
315 place("toref2x",NEW point(readl-l-1,refdat+l)); 
346 	 place('ref.src", NEW point(refreshi-5,refdat-1)); 
347 place(°rof.drn" ,NEW point(refresh+3,refdat-1)); 
348 
349 	 tread Input to first inverter; 
350 piace("toinvlx", NEW po1nt(read1-4,1nvdat-1)); 
351 	 place("togtlx",NEW point(vddinv4-1,invdat-2)); 
352 place("psrd2.drn,NEW point(read2+1,bus2+0.5)); 
353 	 place("psrd2.src" ,NEW polnt(read2+3,bus2-+0.5)); 
354 
355 	 tread line coordinodes; 
356 place(rdInbus2",NEW point(read2,0)); 
357 	 place("psrd2.in",NEW point(read2+2,bus2-0.5)); 
350 pJace("psrd2.out",NEW point(read2+2,bus2+1.5)); 
359 	 place('rdoutbus2",NEW point(read2,ylim)); 
360 place("rdinbusl",NEW point(readl,O)); 
361 	 place("psrdl.!n",NEW point(readl-2,busl-1.5)); 
362 place('psrcll.out",NEW point(readl-2,buslI-0.5)); 
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365 	 Idrive line coordinodes; 
366 place('drinbusl" ,NEW point(drlvel,0)); 
367 	 place ("fix",NEw point (drivel,gr)); 
368 place("psdrl.in",NEW polnt(drivel,busl-1.5)); 
369 	 place("psdrl.out",Ntw point(drlvel,buslf4.5)); 
370 place("droutbusl",PJEW polnt(drivel,ylim)); 
371 	 p1ace("drinbus2",N 	polnt(drive2,0)); 
372 place("psdr2.1n",N polnt(drive2-2,bus2-3)); 
373 	 place("psdr2.out",NEw point(clrive2-2,bus2+3)); 
374 place("droutbus2",NEW point(drive2,ylIm)); 
375 
376 	 !coordinocjes for write lines; 
377 place("frominv2x,NEW point(drivel+2,busl-7.5)); 
378 	 place("psdrl.src",NEw polnt(drlvel+l,busl-0.5)); 
379 place('psdrl.drn",NEw polnt(c]rivel-1,busl-0.5)); 
380 	 place("çdr2.src",NEW polnt(drive2-4,bus2)); 
381 place("podr2.drn"NEw point(drive2-2,bus2)); 
382 
383 	 !coorclinodes for double inverter circuit; 
384 place("pulll.drn",NEW point(vddinv+2,bus2-3.5)); 
385 	 place("pulll.src",NElJ polnt(vddlnv+9,bus24-7.5)); 
386 place("metninx",NEW polnt(vddinv+8,bus2+7.5)); 
387 	 place("invl.in",NEW point(vddinv+3,lnvdat+2)); 
388 place("invl.otit",NaJ point(vddinv+5,lnvdat+4)); 
389 	 place(1nv1.drn",NEW polnt(vddlnv-f5,invdat+2)); 
390 place("invl.src",Niiw polnt(vddinv-I-3,invdat+4)); 
391 	 place("inv2.src",NEW point(vddinv+6,refdat-5)); 
392 place('inv2.drn",Na.J point(vddlnv+6,refdat-3)); 
393 	 p1ace(inv2.1n",NEW point(vddinv+l1,refdat-9)); 
394 place("inv2.out",NEW polnt(vddinv+5,refdat-4)); 
395 	 place("memoutx",NEW point(vddinv+5,busl-7.5)); 
396 place("p1112.src",NEW point(vddlnv+6,busl-7.5)); 
397 	 place("pull2.drn",NEW point(vddinv+3,busl-s-4.5)); 
398 
399 	 I place connections to alu Input stage; 
400 place ("zoverout",NEW point (xllm,busl-15)); 
401 	 place ("zbaroverout",NEW point (xlim,bus24-15)); 
402 IF mem2 THEN BEXIN 
403 	 place ("out",NEw point (xlim,busl-7)); 
404 place ("zoverin",NEW point (0,busl-15)); 
405 	 place ("zbarout",NEW point (xllm,bus2+8)); 
406 place ("zbaroverin",NEW point (0,bus2+15)); 
407 	 END; 
408 
409 	END of mancell; 
410 
411 
412 	I 	 alu input stage 
413 
414 
415 	blockdef CLASS alulnputdef (xlim,pkst,pklnc,type); 
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820 	417 13F131N 
418 REAL pff ,ptt,ktt,ktf,ptf ,pft,kft,kff,pxbar,tfbar,ttbar,ftr; 
419 
420 nameblock (cone ("input. - ,type)); 
421 
422 I set UP defaults If necessary; 
423 default (xlim,82); 	default (pkst,23); 	default (pkinc,7); 
424 
425 ! set up other derived baselines; 
426 pf[:=pkst+2; ptt:=pkst-l-pkinc4-1; ktt:pkst+2*pklnc; ktf:=pkst+3*pklnc_3; 
427 ptf:pkst+4*pkinc+l; pft:pkstI5*pkinc_2; kft:=pkst+6*1klnc_3; 
428 kff:=pkst+7*pkjnc_2; pxbar:=bus2+7; 	tfbar:=bus2-I-20; ttbar:=busl-15; 
429 ftbar:=busl-7; 
430 
431 I set up hounding box of block's physical description; 
432 blockboijndbox (0,0,xlim,yllm); 
433 
434 
435 I 	 external pin specifications 
436 
437 
438 I carry and propogate control; 
439 pin ("pffin"); pin ("pffout"); pin('pttln"); pin ("pttout"); 
440 pin ("kttln"); pin ("kttout"); pin ("ktfin"); pin ("ktfout"); 
441 pin ("ptfin"); pin ("ptfout"); pin ("pftin"); pin ("pftout"); 
442 pin ("kftin"); pin ("kftout"); pin ("Win"); pin ("kffout"); 
443 
444 I data and complement inputs; 
445 pin 	("bin"); 	pin ("am"); pin ("abarin"); 	pin ("bbarin"); 
446 
447 I power, ground and busses; 
448 pin ("gndin"); pin ("gndout"); pin ("vddin"); 	pin ("vddout"); 
449 pin ("inbusl"); 	pin ("outbusl"); pin ("inbus2"); pin ("outbus2"); 
450 
451 I carry and propoqate output; 
452 pin ("kbar"); 	pin ("pbar"); 
453 
454 ! connect vdci on diff; 
455 pin ("vddiffin"); pin ("vddiffout"); 
456 
457 I 
458 I 	 transistor components 
459 I 
460 
461 I 	input permutations; 
462 pulldown ("abarftgt"); pulldowri ("hftgt"); pulldown ("bttgt"); 
463 pulidown ("attgt"); pulldown ("atfgt"); pullclown ("bbartfgt"); 
464 pulldown ("abarffgt"); pulidown ("bbarffgt"); 
465 
466 I kill and propogate controls; 
467 pulldown ("pffgt"); pulidown ("pttgt"); puildown ("kttgt"); 
408 pulldown ("ktfgt"); pulldown ("ptfgt"); pUlidown ("pftgt"); 
(N 
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469 puilclown ("kftgt"); pulidown ("kffgt"); 
470 
471 1 	pullups; 





I 	 wire up the components 
477 
478 I power and ground wiring; 
479 wire ('vcldin","vx",metal).wjdth 	(4); 
480 wire ("vx","vddout',metal) .width (4); 
481 wire ("vx,'vddiffout",dlff); 
482 wire ("gndin","gx",metnl).path.xtheny.wjcjth (4); 
483 wire ("gx","gndout',  metal) .width (4).path.ythenx; 
484 
185 I bus wiring; 
486 wire ("inbusl","outbusl",metaj); 
487 wire ("!nbus2","outbus2",metal); 
488 
489 I data input permutation generators; 
490 wire ('bin","bx",metal); 
191 wire ("bx","bftgt.in ",poly) .path.xtheny; 
492 wire ("bx","bttgt.in ",poly) .path.xtheny; 
493 wire ("ain","ax",metal); 
494 wire ("ax","attgt.in ",poly) .path.xtheny; 
495 wire ("attgt.out','atfgt.jn",poly); 
496 wire ("abarin",abarx",meta1); 
497 wire ("abarx","abarftgt.in",po1y).path.dx(-1).ythe; 
498 wire ("abarx","aharffgt.in,po1y) .path.ythenx; 
199 wire ("bbarin","bbarx",metal); 
500 wire ("bbarx",'Ltarffgt.in,po1y) .path.ythenx; 
501 wire ( "bbarffgt.out " , " bbartfgt.in" ,poly) .path.xtheny; 
502 
503 I wires to A B nand outputs; 
504 wire ("ftxl',"bftgt.drn",djff) .path.ythenx; 
505 wire ("bftgt.src","abarftgt.drn,diff) .path.xtheny; 
506 wire ("abarftgt.src","gx",diff) .path.ythenx; 
507 wire ("ttxl',"attgt.drn",diff) .path.ythenx; 
508 wire ("attgt.src" ,"bttgt.drn" ,diff); 
509 wire ("bttgt.src","gx",dIff) .path.dx(-2) .ythenx; 
510 wire ("tfxl","bbartfgt.drn",diff) .path.ythenx; 
511 wire ("bbartfgt.src ,"atfgt.drn" ,diff); 
512 wire ("atfgt.src","gx",diff); 
513 wire (bbarffgt.drn" ,"ffxl",diff) .path.dy(.-2) .xtheny; 
514 wire ("bbarffgt.src","abarffgt.drn",diff); 
515 wire ('abarffgt.src","gx",diff) .path.ythenx; 
516 
517 I wires to kill and proçogate pass transistors; 
518 wire ("ftxl","ftx2",metal); 
519 wire ("ftx2","ftfork",cliff).path.xtheny; 
520 wire ("ftfork",'pftgt.src",diff) .path.ythenx; 
('4 
('4 
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521 wire ("kftgt.drn","kxl",clJff); 
522 wire ("pEtyt.drn",px1",di(f); 
523 wire ("ttxl","ttx2",metal); 
524 wire ("ttx2",pttgt.src",dlff3; 
525 wire ("pttgt.drn","px2",diff) .path.dx(-2).dy(-7) .xtheny; 
526 wire ("ttx2""kttgt.src",d1ff); 
527 wire ("kttgt.drn" ,"kx2",diff); 
528 wire ("tfxl","tfx2",metal); 
529 wire ("tfx2",'ktfgt.src",diff); 
530 wire ("ktfgt.drn" ,"kx2",diff); 
531 wire ("tfx2","ptfgt.drn",diff) .path.ythenx; 
532 wire ("ptfgt.src","pxl",diff); 
533 wire ("ffx1","pffgt.src"djff); 
534 wire ("pf1gt.drn","px2',dlff); 
535 wire ("ffxl","ffx2",metal) .path.dy(7).x(ptf+1).ythenx;; 
536 wire ("ffx2","kffgt.src",diff); 
537 wire (kffgt.drn","kx1",diff) .path.xtheny; 
538 
539 1 kill pro puqate collect points to pullups; 
540 wire ("kxl","klllx",metal) .path.xtheny; 
541 wire ("kx2","killx",metal) .path.xtheny; 
542 wire ("pxl","propx",metal) .path.xtheny; 
543 wire ("px2","propx",metal) .path.xtheny; 
544 
515 1 wires from pullup outputs to pins; 
546 wire ("kIllx","kbar",poly) .path.dy(1).dx(4) .ythenx; 
547 wire ("propx" ,"ar" ,poly) .path.dy(-1) .dx (4) .ythenx; 
518 
549 t connect pullups to vdd; 
550 wire ("propp.drn" ,"vx" ,diff); 
551 wire ("klllp.drn","vddiffln",cjlff); 
552 
553 I 	kill and propoqate controls; 
554 wire ("pffln","pffgt.In",poly); 
555 wire ("pffgt.out","pffout",poly) .path.y(tfbar-4).dx(i).cly(8).xtheny; 
556 wire ("pttin","pttgt.In",poly) .path.y(pxbar-4) .dx(2) .dy(8) .clx(-1). 
557 y(ttbar-4) .xtheny; 
558 wire ("pttgt.out" ,"pttout" ,poly); 
559 wire ('kttin","kttgt.ln",poly) .path.y(tfbar-6).dxy(-1,1).y(ttbar-4). 
560 xtheny; 
561 wire ('kttgt.out" ,"kttout" ,poly) .path.dy(2) .xtheny; 
562 wire ("ktfin","kttgt.in",poly) .path.y(tfbar-4) .dxy(-1,1).ythenx; 
563 wire ("ktfgt.out","kt[out",poly) .path.clx(2).y(ftbar) .xtheny; 
564 wire ("ptfin","ptfgt.ln",poly) .path.y(pxbar-4) .xtheny; 
565 wire ("ptfgt.out","ptfout",poly) .path.dy(2) .xtheny; 
566 wire ("p[tin" ,"pftgt. in" ,poly); 
567 wire ("pftgt.out" ,"pftout" ,poly) 
568 wire ("kftln","kftgt.in",poly); 
569 wire ("ktgt.out","kftout",po1y).poth.y(ftbar_4).dx(2).dy(e).xtheny; 
570 wire ("kffin","kffgt.ln",poly); 
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573 
574 identify contacts 
575 
576 
577 contact ("vx"); contact ("gx"); contact ("ax"); contact ("bx"); 
578 contact ("abarx"); contact ("bbarx"); 
579 contact ("ftxi"); contact ("ftx2"); contact ("tbci"); 
580 contact ("ttx2"); contact ("tfxl"); contact ("tfx2"); 
581 contact ("ffxl"); contact ("ffx2"); 
582 
583 
contact ("kxl"); contact ("kx2"); contact ("pxl"); contact ("px2"); 
contact ("klux") .orientatlon (0,1); 
584 contact ("propx").orientatjon (0,-i); 
585 
586 
587 1 place coordinodes 
588 I 
589 
590 I data input permutations - contacts; 
591 place ("bin",NFW point (0,ftbar)); 
592 place ("bx",NEW point (pff-15,ftbar)); 
593 place ("ain",NEW point (0,ttbar)); 
594 place ("ax",NEW point (p(f-12,ttbar)); 
595 place ("abarin",NEW point (0,pxbar+8)); 
596 place ("abarx",NEW point (4,pxbar+8)); 
597 place ("bbarin",NEW point (0,pxbarfl)); 
598 place ("bbarx",NEW pilnt (4,pxbar+l)); 
599 
600 I data input - ft gates; 
601 place ("abarftgt.in",NEw point (5,busl-l)); 
602 place ("abarftgt.out",NEW point (9,busl-1)); 
603 place ("abarftgt.src",NEW point (6,busl-2)); 
604 place ("abarftgt.drn",NEw point (6,busl)); 
605 place ("bftgt.in",NEW point (14,busl4-2)); 
606 place ("bftgt.out",NEW point (14,busl-I-6)); 
607 place ("bftgt.src",NEW point (13,busl+3)); 
608 place ("bftgt.drn",NEW point (15,busl+3)); 
609 
610 I data input - tt gates; 
611 place ("bttgt.ln",N 	point (9,ttbar-3)); 
612 place ("bttgt.out",NEli point (9,ttbar-7)); 
613 place ("bttgt.src",NEW point (8,ttbar-4)); 
614 place ("bttgt.drn",NEW point (10,ttbar-4)); 
615 place ("attgt.in",NEw point (13,ttbar-3)); 
616 place ("attgt.out",NEW point (13,ttbar-7)); 
617 place ("attgt.src",NEW point (12,ttbar-4)); 
618 place ("attgt.drn",NEW point (14ttbar-4)); 
619 
620 I data input - tf gates; 
621 place ("atfgt.in",NEW point (13,ttbar-10)); 
622 place ("atfgt.out",NEW point (13,ttbar-14)); 
623 place ("atfgt.src",Ntw point (12,ttbar-12)); 




























































("bbartfgt.in",NEw point (17,ttbar-14)); 
('bbartfgt.out',NEW point (17,ttbar-10)); 
('bbartfgt.src",NEW point (16,ttbar-12)); 
('bbartfgt.drn",NEw point (18,ttbar-12)); 
I data input - if gates; 
place ("abarffgt.in',Niw point (8,pxbar+7)); 
place (abarffgt.out",NEw point (12,pxbar+7)); 
place ("abarffgt.src",NEw point (9,pxbar+8)); 
place ("abarffgt.drn',NEW point (9,pxbar-f6)); 
place ("bbarffgt.in",NEw point (8,pxbar+2)); 
place ("bbarfEqt.out',NEw point (12,pxbar+2)); 
place ("bbarffgt.src",NEW point (9,pxbar+3)); 
place ("bbarffgt.drn",NEw point (9,pxbar+l)); 
I horizontal lines to carry permutations to controls; 
place ("ftxi",NIw point (pff-7,ftbar)); 
place (ftx2",NEw point (pft+4,ftbar)); 
place ("ttxl",NEW point (pff-4,ttbar)); 
place ("ttx2",NEW point (ptt+4,ttbar)); 
place (tfxl",NJw point (pff-3,tfbar)); 
place ("tfx2",NEW point (ktf-4-3,tfbar)); 
place ("Efxl",NEW point (pff-4,pxbar)); 
place ("f(x2",NEW point (kff+4,pxbar+10)); 
I vertical control line for propagate and kill; 
propagate - if; 
place ("pffin",NEW point (pff,0)); 
place ("pffgt.in',NEW point (pff,pxbar-2)); 
place ("pffgt.out",NEW point (pff,pxbar-I-2)); 
place ("pffgt.src",wE.j point (pff-1,pxbar)); 
place ("pfigt.drn",NEW point (pff+l,pxbar)); 
place (pffout",NEw point (pff,ylim)); 
I propagate - tt; 
place ("pttin",NEW point (ptt,0)); 
place ("pttgt.in",NEW point (ptt,ttbar-2)); 
place ("pttgt.out",NEW point (ptt,ttbar+2)); 
place ('pttgt.src",NEW point (ptt+l,ttbar)); 
place ("pttgt.drn",NaJ point (ptt-1,ttbar)); 
place ("pttout",NEW point (ptt,ylim)); 
I kill - tt; 
place ("kttin,NEw point (ktt,0)); 
place ("kttgt.1n',NEW point (ktt+2,ttbar-2)); 
place ("kttgt.out",NEW point (ktt-f2,ttbar+2)); 
place ("kttgt.src,NEw point (ktt+l,ttbar)); 
place ("kttgt.c1rn",NEW point (ktt+3,ttbar)); 
place ("kttout",NEW point (ktt,ylim)); 
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677 place ("ktfin",Nl point 	(ktf,0)); 
678 place (9ctfgt.in,NEW point (ktf+l,tfhar+6)); 
679 place ("ktfgt.out',Ntw point (ktf+5,tfbarl-6)); 
680 place ("ktfgt.src",NEw point 	(ktf-4-3,tfbari-5)); 
681 place ("ktfgt.drn",NEw point (ktf+2,tfbar+7)); 
682 place ("ktfout",NEW point (ktf,ylim)); 
683 
684 I propogate - tf; 
685 place ("ptfin',NEW point (ptf,0)); 
686 place ("ptfgt.in,NEw point (ptf-5,pxbar-2)); 
687 place ("ptfgt.out",NEw point (ptf-5,pxbar+2)); 
688 place ("ptfgt.src",NEW point (ptf-4,pxbar)); 
689 place ("ptfgt.drn",NEw point (ptf-6,pxbar)); 
690 place ("ptfout",NEW point (ptf,ylim)); 
691 
692 I propogate - ft; 
693 place ("pftin",NEW point (pft,0)); 
694 place ("pftgt.in",NEw point (pft,pxbar-2)); 
695 place (pftgt.out",NI point (pft,pxbar+2)); 
696 place ("pftgt.src",NEW point (pft+l,pxbar)); 
697 place ("pftgt.drn",NEW point (pft-1,pxbar)); 
698 place ("pftout",NEW point (pft,ylim)); 
699 
700 I 	kill - 	It; 
701 place ("kftin",NIW point (kft,0)); 
702 place ("kftgt.in,NEw point (kft,ttbar-2)); 
703 place ("kftgt.out",NEw point (kft,ttbar+2)); 
704 place (k(tgt.src",NEw point (kft-1,ttbar)); 
705 place ("kltgt.drn",NEw point (kft+1,ttbar)); 
706 place ("kftout",NEW point (kft,ylim)); 
707 
708 I 	kill - 	 If; 
709 place ("kffin",NEw point (kff,0)); 
710 place ('kffgt.in,NEw point (kff,pxbar+8)); 
711 place ("kffgt.out",NEj point (kff,pxhar+12)); 
712 place ("kffgt.src",NEW point (kff-4-1,pxbar+10)); 
713 place ("kffgt.drn',NEW point (kf[-1,pxbar4-10)); 
714 place ("kffout",NtW point (kffylim)); 
715 
716 I gather outcomes together and invert; 
717 
718 I 	kill; 
719 place ('ftfork",Ns point (pft+3,ttbar)); 
720 place ("ftfork',NEW point (pft+3,ttbar)); 
721 place (kxl",NEW point (kff-4,ttbar)); 
722 place ("kx2",NEW point (ktf-I-2,ttbar)); 
723 place ("killx",NEW point (kff+5,ttbar)); 
724 place ("klllp.src",NEW point (kff+6,ttbar)); 
725 place ("klllp.cirn",wEw point (kff+6,ttbar+12)); 
726 place ("vdcliffln',NEW point (kff+6,ylim)); 
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729 	 I propagate; 
730 place (px1",NEW point (ptf-1,pxbar)); 
731 	 place ("px2",NEW point (ptt-2,pxbar)); 
732 place ("propx",NEW point (kff4-5,pxbar-f2)); 
733 	 place ("propp.src",NEw point (kff-4-6,pxbar+2)); 
731 place ('propp.drn',NEw point (kff+6,pxbar-10)); 
735 	 place ("vx",NEW point (kff+6,vdd)); 
736 
737 	 I propagate and kill outputs; 
738 place ("kbar",NIw point (xlim,gnd+3)); 
739 	 place ('pbar",NEw point (xlim,grxl-3)); 
740 
741 	 1 power and ground; 
742 place ("vddin",NEW point (0,vdd)); 
743 	 place ("vddout',N.l point (xllm,vdd)); 
744 place ("gndin",NEw point (0,gnd)); 
745 	 place ("gx",NEW point (7,ttbar-12)); 
716 place ("gndout",NEW point (xlim,gnd)); 
747 
748 	 I data busses; 
749 place ("inbtisl",NEW point (0,busl)); 
750 	 place ("outbusl",NEW point (xlim,busl)); 
751 place (inbus2",NEW point (0,bus2)); 
752 	 place ("outbus2",NEW point (xlim,bus2)); 
753 
754 	END of aluinputdef; 
755 
756 
757 	1 	 alu carry chain block 
758 I 
759 
760 	blockdef CLASS alucarrychaindef 
761 (xlim,carx,prex,amp,type); 
762 	VALUE type,amp; TEXT type; RCXJLEN.J amp; REAL xlim,carx,prex; 
763 BEGIN 
764 	 REAL kpndx,cary,prey; 
765 
766 	 I set up parameter defaults; 
767 default (xlim,51); 	default (carx,22); 	default (prex,32); 
768 
769 	 I set up derived baselines; 
770 kpandx:=carx-l0; cary:=bus2+7; prey:=busl-7; 
771 
772 	 nameblock (conc ("carry.",type)); 
773 I box is actually a polygon; 
774 	 blockboundbox (0,0,xllm,ylim); 
775 
776 	 ! 
777 I external pin specification; 
778 	 I 
779 
780 	 1 power and ground connections; 
(N 
(N 
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781 pin ("vdc1in); pin ("vddout"); pin ("gndin); pin ("gndout); 
782 pin ("vdciiffinl"); pin ("vddiffin2'); pin ("vddiffln3"); 
783 pin ("vddiffoutl"); pin ("vddiffout2"); pin ("vddiffout3"); 
784 
785 I bus connections; 
786 pin ("inbusi"); pin ("outbusi"); pin ("inbus2"); pin ("outbus2"); 
787 
788 I carry inputs and outputs and propogate output; 
789 pin ("cm"); pin ("cout"); pin ("pout"); pin ("pbarout"); 
790 pin ("cbarout"); pin ("ibarout"); pin ("carout"); 
791 
792 I kill and pro pogate inputs; 
793 pin ("kbar"); 	pin ("par"); 
794 
795 I precharge Input and output; 
796 pin ("prein"); pin ("preout"); 
797 
798 
799 I 	transistor components 
800 I 
801 
802 1 propugate and carry-kill input circuits; 
803 pulldown ("kbargt"); pullup ("kbarpull","kbarx"); 
804 passtran ("kpregt"); passtran ("kgt") .intoout; 
805 puildown ("pbargt"); pullup ("pbarpull","p&arx").drntosrc.ythenx; 
806 passtran ("p3t").intoout; passtran ("cpregt"); 
807 
808 I carry In inversion cicuit; 
809 puildown ("cgt"); pullup ("cpull","cxl").drntosrc.xtheny; 
810 pulidown ("cbargt"); pullup ("cbarpull","cx2"); 
811 
812 I propogate inverter output; 
813 pullup ("pinvpull","pinvx"); puildown ("pinvgt"); 
814 
815  
816 I 	 wires 
817  
818 
819 1 connect up propogate and carry-kill components; 
820 wire ("kbar","kbargt.in",poly); 
821 wire ("kbargt.src","gxl",diff) .path.ythenx; 
822 wire ("kbarqt.drn","kbarx",dlff); 
823 wire ("kbarpull.drn","vddiffinl",diff); 
824 wire ("pbar","pbargt.in",poly); 
825 wire ("pbargt.src","gxl",diff) .path.ythenx; 
826 wire ("pbargt.drn","pbarx",diff) .path.dy(-2) .x(carx-8) .ythenx; 
827 wire ("pbarpull.drn","vxl",diff); 
828 wire ("vxl","vddiffoutl",diff) .path.xtheny; 
829 wire ("kbarx","kgt.in ",poly) .path.ythenx; 
830 wire ("kgt.src","gkfork",diff).path.dy(-2).xtheny; 
831 wire ("kgt.drn","kpfork",diff) .path.ythenx; 
832 wire ("pgt.drn","kpfork",diff); 
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833 wire ("gxl","gkfork",cliff) .path.dy(1) .xtheny; 
834 wire 
835 ("pbarx","pt.in",poly) .path.dx(-1).dy(-4).dx(6).y(gnd--2).dx(2).ythenx; 
836 
837 I connect up pre-charge; 
838 wire ("prex","prein",poly).path.dx(-l).y(bus2-2.5).xtheny; 
839 wire ("prex","kprex",metal) .path.ythenx; 
840 wire ("kprex","kpregt.in ",poly); 
841 wire ("kpregt.src","gkfork",diff); 
842 wire ("kpregt.drn","kbarx",diff).path.xtheny; 
843 wire ("prex","cprex", metal) .path.ythenx; 
844 wire ("cprex","carfork",poly) .path.ythenx; 
845 wire ("carfork" ,"cpregt.In" .poly); 
846 wire ("vddiffin2","cpregt.drn",cliff); 
847 wire ("vx2","vddiffout2",diff) .path.xtheny; 
848 wire ("cpregt.src","pjt.drn",diff) .path.ythenx; 
849 wire ("carfork" ,"preout" ,poly); 
850 
851 I connect up carry-in to output to next stage; 
852 wire ("cIn","cinxl",diff) .path.ythenx; 
853 wire ("cinx3","çgt.src",diff) .path.dx(l) .y(prey+3) .xtheny; 
854 IF amp THEN wire ("c1nx3","cx2",metal) .path.ythenx 
855 ELSE wire ("cinxl","cinx3",diff) .path.dx(1) .ythenx; 
856 wire ("cinxl","cinx2",metal) .path.ytheroc; 
857 wire ("cinx2","cgt.in",poly) .path.xtheny; 
858 wire ("cgt.src","cinfork",diff) .path.xtheny; 
859 wire ("cinfork","gx2",diff) .path.ythenx; 
860 wire ("cxl","cgt.drn" ,diff) .path.dy(2) .dx(-5) .ythenx; 
861 wire ("cxl" ,"cbargt.in" ,poly) .path.cly(-1) .dx(3) .dy(6) .xtheny; 
862 wire ("cpull.drn","vx3",diff) .path.xtheny; 
863 wire ("cbargt.src","cinfork",diff); 
864 wire ("cbargt.drn","cx2",diff) .path.xtheny; 
865 wire ("cbarpull.drn","vx3",diff); 
866 
867 I connect carry-in and carray-out bar to outputs; 
868 wire ("cxl","cbarout",metol) .path.ythenx; 
869 wire ("cx2","carout",poly) .path.dy(-2) .dx(3) .ythenx; 
870 
871 I connect up carry-out; 
872 wire ("cout","kpfork",diff); 
873 
874 I connect up prograte inverter and outputs; 
875 wire ("vddiffin3","pinvpull.drn",diff); 
876 wire ("pinvx","pbarout",poly) .path.ythenx; 
877 wire ("pinvx","pinvgt.drn",dlff) .path.dy(-4).xtheny; 
878 wire ("pinvgt.src","qx2",diff) .path.dy(-3) .xtheny; 
879 wire ("p3t.out","pinvgt.in",poly) .path.dx(2) .ythenx; 
880 wire ("pinvgt.out","pout",poly); 
881 wire ("vx3","vddIffout3",diff) .path.dy(-1) .xtheny; 
882 
883 I busses connect across cell; 
884 wire ("Inbusl","outbusl",metal); 
CN 
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I connect up power and ground across block; 
wire ("vddln","vxi",metal).width (4); 
wire ("vxl","vx2",metal) .width (4); 
wire ("vx2","vx3",metal) .width(4); 
wire ("vx3","vddout",metal) .width (4); 
wire ("gndln","gxl",metal) .wldth (4); 
wire ("9xi","9x2",metai) .width (4); 
wire ("gx2","gndout",metal) .width (4); 
I ************************************************************** 
contacts 
power and ground; 
contact ("vxl'); contact ("vx2"); contact ("vx3"); 
contact ("gxl"); contact ("gx2"); 
I precharge contacts; 
contact ("prex"); contact ("kprex"); contact ("cprex"); 
I carry-In contacts; 
contact ("cmxl"); contact ("cinx2"); contact ("cinx3"); 
contact ("cxl") .orientation (0,-i); 
contact ("cx2").orlentation (0,-i); 
I contacts for kill and propogate pullups; 
contact ("pbarx") .orientatlon (-1,0); 
contact ("kbarx") .orientatlon (0,1); 
contact ("pinvx") .orientatlon (0,1); 
place coorcjinodes relative to parameters 
I par and ground placements; 
place ("vddln",NEW point (0,vdd)); 
place ("vcldout",NEW point (xllm,vdd)); 
place ("gndin",Nw point (0,gnd)); 
place ("gndout",NEW point (xlim,gnd)); 
place ("vddiffinl",NEW point (3,ylIm)); 
place ("vddiffln2",NEW point (prex-4,ylim)); 
place ("vddlffln3",NEW point (prex-fll,ylim)); 
place ("vddlffouti",PJEW point (3,0)); 
place ("vddiffout2",NEW point (carx+6,0)); 
place ('vddlffout3",NEW point (prex+11,0)); 
place ("gxl',NEW point (carx-10,gnd)); 
place ("gx2",NEW point (carx+7,grid)); 
place ("vxl",NEW point (carx-15,vdd)); 
place ("vx2",NEw point (carx+6,vdd)); 
place ("vx3",NEW point (prex+lS.vckl)): 
In 
C,) 
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937 
938 ! bus input/output placements; 
939 place ('inbusl",Nr, 	point (0,busl)); 
940 place ("outbusl",NEW point (xlim,busl)); 
941 place ('inbus2",NEW point (0,bus2)); 
942 place ("outbus2",NEW point (xlim,bus2)); 
943 
944 1 place carry Inputs and outputs and propogate output;. 
945 place ("cin",NEW point (carx,0)); 
946 place ("cout",NEW point (carx,ylim)); 
947 place ("pout",NEw point (xlim,prey-7.5)); 
948 place ("cbarout",NEW point (xlIm,cary-l)); 
949 place ("carout",NEW point (xllm,cary+9)); 
950 place ("pbarout",NEW point (xlim,busl-6.5)); 
951 
952 I place kill and propogate Inputs; 
953 place ("kbar',NEW point (0,gnd+3)); 
954 place ("ar",NEW point (0,gnd-3)); 
955 place ("kbarx°,NEW point (3,prey)); 
956 place (pbarx",NEw point (carx-lO,cary)); 
957 
958 I place precharge input and output; 
959 place ("prein",NEW point (prex,0)); 
960 place ("preout",NEW point (prex,ylim)); 
961 
962 I propogate and carry-kill inverter pulldowns; 
963 place ("kbargt.in",position (kbar")); 
964 place ("kbargt.out",NEw point (4,grx3+3)); 
965 place ("kbargt.src",NEW point (3,gnd4-2)); 
966 place ("kbargt.drn",NEw point (3,gnd+4)); 
967 place ("pbargt.in",position ("pbar")); 
968 place ("pbargt.out",NEW point (4,gitl-3)); 
969 place ('ptargt.src",NEw point (3,gnd-2)); 
970 place ( 	 targt.drn",NIw point (3,gnd-4)); 
971 
972 I propogate and carry-kill inverter pullups; 
973 place ("kbarpiill.src",NEW point (3.prey)); 
974 place ("kbarpull.clrn",NEw point (3,prey-I-9)); 
975 place ("pbarpull.src",NEW point (carx-lO,cary)); 
976 place ("pbarpu.11.drn",NEW point (carx-15,cary-5)); 
977 
978 I place propogate inverter pullup and pulldown; 
979 place ("pinvpull.src",NEW point (prex+1l,busl-7.5)); 
980 place ("pinvpull.drn",NEll point (prex+ll,busl+0.5)); 
981 place ("pinvx",NEW point (prex+ll,busl-7.5)); 
982 place ("pinvgt.in",NElJ point (prex+2,prey-7.5)); 
983 place ("pinvgt.out",NEW point (prex+4,prey-7.5)); 
984 place ("pinvgt.src" ,NF1' point (prex+3,prey-8.5)); 
985 place ("pinvgt.drn",NEW point (prex+3,prey-6.5)); 
986 
987 I generating carry out pass transistors; 
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989 place ("1xJt.out,NEw point (carx+7,busl-2.5)); 
990 place ("pt.srcf,NEW point (carx,busl-3.5)); 
991 place ("p:Jt.drn",NEW point (carx,busi-1.5)); 
992 place ("kgt.in",NEW point (carx-12,busl-2.5)); 
993 place ("kgt.out",NEW point (carx-8,busi-2.5)); 
994 place ("kgt.src",NEw point (carx-10,busl-3.5)) 
995 place ("kgt.drn",NEI. point (carx-10,busl-1.5)); 
996 place ("kpfork",NEW point (carx,busl-+0.5)); 
997 
998 I precharge components; 
999 place ("prex",NEw point (carx+4,prey-2)); 
1000 place (kprex",NEW point (carx-10,prey-3)); 
1001 place ("cprex",NEw point (prex4-4,prey)); 
1002 place (kpregt.in",NEw point (kpndx,prey-6)); 
1003 place ("kpregt.out",N 	point (kpr3x,prey-8)); 
1004 place ("kpregt.src",NEW point (kpgnrix+l,prey-7)); 
1005 place ("kpregt.drn",NEw point (kprK1x-1,prey-7)); 
1006 place ("gkfork",NEW point (carx-6,prey-7)); 
1007 place ("cpregt.in",NEW point (prex-2,busli-2.5)); 
1008 place ("cpregt.out",N 	point (prex-6,busl+2.5)); 
1009 place ("cpregt.src",NIw point (prex-4,busl+1.5)); 
1010 place ("cpregt.drn",NEW point (prex-4,busl+3.5)); 
1011 place ("carfork",Nj point (prex,busl-f2.5)); 
1012 
1013 I carry in connection to output stage; 
1014 place ("cinxl",NEW point (carx-1,cary-0.5)); 
1015 place ("cinx2",NEW point (prex,cary0.5)); 
1016 place ("cinx3",NEW point (carx-1,cary+7.5)); 
1017 place ("cgt.!n,NEw point (prex-1,cary-2.5)); 
1018 place ("cgt.out",NEW point (prex-1,cary-4.5)); 
1019 place ("cgt.src",N 	point (prex-2,cary-3.5)); 
1020 place ("cgt.drn",NEW point (prex,cary-3.5)}; 
1021 place ("cxl",NEW point (prex-l-9,cary+l)); 
1022 place ("cpull.src",NEW point (prex+9,caryl-l)); 
1023 place ("cpull.drn",NEW point (prex+12,bus2-4.5)); 
1024 place ('cbargt.in",NEW point (prex+7,cary+8)); 
1025 place ("cbargt.out",NEW point (prexl-7,caryI-20)); 
1026 place ("cbaryt.src",N 	point (prex+6,cary+15)) ; 
1027 place ("cbargt.drn",N.i point (prex+R,cary-4-15)); 
1028 place ("cx2",NEw point (prex+15,cary-f13)); 
1029 place ("cbarpull.src",posjtion ("cx2")); 
1030 place ("cbarpull.drn",NIw point (prex+15,cary-I-9)); 





1036 I alu output block 
1037 
1038 
1039 blockdef cuss aluoutputdef 	(xlim,rst,rinc,latch,dr1,dr2t); 
1040 VALUE type; TEXT type; REAL xlim,rst,rinc,latch,cirl,dr2; 
N 
(v.) 
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1322 	104.1 BMIN 
1012 13FAL rxbar,rouibar ,tfbar, ftbar,ttbar ,clnbl ,cinx ,pinvx,din2, 
1043 ttin,Lfin,tfin,(tin; 
1041 
1045 namebiock (conc ("output.",type)); 
1046 
1017 I set up default parameter settings; 
1048 default (xlim,90); 	default (rst,39); 	default (rinc,7); 
1049 default (latch,73); default (drl,81); default (dr2,87); 
105() 
1051 I set up derived baselines; 
1052 rxhar:=bI,s2-f13; 	tfbar:routhar:=busl-8.5; 	ftbar:=tfbar-7; clnbl:=8; 
1053 cinx:=16; pinvx:=busl-4; din2:=latch-6; 	ffini=rst42; ttbar:=rxbar+R; 
1054 tfIn:=rst+t- incl; 	ftin:=rst+2*rinc; 	ttln:=rst+3*rinc_l; 
1055 
1056 I set up the bounding box of the block's physical description; 
1057 blockboundbox (0,0,xlim,ylim); 
1050 
1059 
11)60 I 	 specify external interface 
1061 
1062 
1063 I power and ground connections; 
1064 pin ('vddin"); pin ("vddout"); pin ("gedin"); pin ("gndout"); 
1065 
1066 I data busses; 
1067 pin ("inbusi"); pin ("outbusl"); pin ("inbus2"); pin ("outbus2"); 
1068 
1069 I propogate and carry inputs; 
1070 pin ("propin"); 	pin ("pharin"); 
1071 pin ("cm"); 	pin ("cinbar"); 
107? 
1073 I output function pins 
1074 pin 	("rffln"); 	pin ("rffout"); 	pin 	("rtfin"), 	pin 	("rtfout"); 
1075 pin ("rftln"); 	pin ("rftout"); 	pin ("rttin"); 	pin ("rttout"); 
1076 
1077 1 latch and bus drive control pins; 
1070 pin ("Ltch1r,"); 	pin ("latchout"); 	pin ("drivelin"); 
1079 pin ("drivelout"); 	pin ("drive2in"); pin ("drive2out"); 
108(1 
1081 
1082 I 	 main cnnents 
1083 
1084 
1085 I permute propogate and carry in signals; 
1086 pui.ldown ("cinbartfgt"); pu1ldo.m ("ptfgt"); puildown ("cinftgt"); 
1087 pullclown ("pbarftgt"); pulidown ("pttgt"); puilclown ("cinttgt"); 
1088 pit]. Idown ("cinbarffgt"); pulldown ("pharffgi"); 
1089 
1090 I 	result controls; 
1091 pulldown ("rflgt"); 	piiildown ("rtfqt"); 
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1093 
1094 1 	latch and drive controls; 
1095 passtran ("latchgt"); passtran ('rbargt"); passtran ("drivelgt"); 
1096 passtran ("drive2gt").intoout.dxy(1,l).dy(6).dxy(1,); 
1097 
1098 I pullup for result 
1099 pullup ("rpull","rpjllx"); 
1100 
1101 
1102 I connect up components and pins 
1103 
1104 
1105 I permutations of carry in and propogate 	(control); 
1106 wire ( 	 arin",tarftgt.1n",po1y) .path.xtheny; 
1107 wire ("Pbarftgt.out","çiarffgt.ln",poly).pathy(tthar+4)theny; 
1108 wire ("propin","ptfgt.in",poly) .path.xtheny; 
1109 wire ("ptfgt.out","pttgt.in",poly) .path.ythenx; 
1110 wire ("cbarfk","cbarx",metal); 
1111 wire ("cbarx","clnbartfgt.in",poly); 
1112 wire ("cinbar,"cinbarx,meta1) .path.xtheny; 
1113 wire ("cinbarx,"cinbarfrgt.in,po1y) .path.xtheny; 
1114 wire ('cln","cinttgt.ln",poly) .path.x(clnbl+8).ythenx; 
1115 wire ("cinttgt.out","cinftgt.in ",poly) .path.xtheny; 
1116 
1117 I diffusion paths through permutation wiring; 
1118 wire (gx4","cinbartfgt.src",diff) .path.ythenx; 
1119 wire ("cinbartfgt.drn","ptfgt.src",diff) .path.dx(2) .ythenx; 
1120 wire ("ptfgt.drn',"tfxl",diff) .path.dx(1).dxy(2,2).ythenx; 
1121 wire ("gxl","cinbarffgt.src",cliff) .path.ythenx; 
1122 wire ("cinbarffgt.drn","pbarffgt.src",diff); 
1123 wire ("gx2","cinftgt.src",djff) .path.ythenx; 
1124 wire ("cInftgt.drn ,"pbarftgt.src" ,diff); 
1125 wire ("pbarftqt.drn","ftxl",diff); 
1126 wire ("gx2","pttgt.src",cjiff) .path.xtheny; 
1127 wire (pttgt.drn","cinttgt.src",diff); 
1128 wire ("cinttgt.drn,"ttxl",diff).path.ythep.,(; 
1129 
1130 1 supply permutations to result controls; 
1131 wire ("tfxl",'tfx2",metal) .path.ythenx; 
1132 wire ("tfx2","rtfgt.src",diff); 
1133 wire ("ftxi","ftx2",metal); 
1134 wire ('ftx2',"rftgt.src",diff) .path.dx(-1) .ythenx; 
1135 wire ("ttxl", ° ttx2",metal) .path.ythenx; 
1136 wire ("ttx2","rttgt.src",diff); 
1137 wire ("pbarffgt.drn","rffgt.src",cjiff); 
1138 
1139 I amalgamate result controls; 
1110 wire ("rtfgt.drn","rxl",diff) .path.dx(-2).ythenx; 
1141 wire ("rffgt.drn","rxl",dlff); 
1142 wire ("rftgt.drn","rtfork",diff); 
1143 wire (rttqt.drn","rtfork",c1iff); 
1144 wire ("rtfork",rx2",cliff) .path.ythenx; 
N 
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1145 wire ("rxl","rpullx",metal) .path.xtheny; 
1146 wire ("rx2","rpullx",metal) .path.xtheny; 
1147 
1148 I Invert result and pass through latch; 
1149 wire ('vx","rpill.drn",djff); 
1150 wire ("rpullx" ,"latchgt.drn" ,dlff) .path.dy(2) .xtheny; 
1151 wire ("latchgt.src","rbarx",djff) .path.dy(2).x(tt1n-4).ythenx ; 
1152 wire ("rbarx",rbargt.ln",po1y) .path.xtheny; 
1153 
1154 I connect up output to busses; 
1155 wire ("gx3","rbargt.src",diff); 
1156 wire ("rbargt.drn","routxl",diff); 
1157 wire ("routxl","routx2",metal) ; 
1158 wire ("routx2","drivelgt.src',diff).path.dx(1).ythe. 
1159 wire ("routx2","drive2gt.src',djff) .path.dx(l) .ythenx; 
1160 wire ("drive1gt.drn',bus1x",djff); 
1161 wire ("drIve2gt.drn",'bus2x",diff).pth.dx(l).ythe,.,,; 
1162 
1163 V control paths; 
1164 wire ("rffin","rffgt.in",poly); 
1165 wire ("rffgt.out,"r(fout",po1y); 
1166 wire ("rtfin","rtfgt.in",poly) .path.y(rxbar-4).dx(2).dy(R).xtheny; 
1167 wire ("rtfgt.out',"rtfout",poly), 
1168 wire ("rftln",'rftgt.in",poly); 
1169 wire 
1170 ("rftgt.out","rftout",poly) .path.y(ftbar-4).dx(2).y(tfbar+4).xtheny; 
1171 wire 
1172 wire ("rttgt.out","rttout",poly); 
1173 wire ("latchln","1atcIgt.in",po1y).path.y(rxr_2).dx(2).ythe; 
1174 wire ("latchgt.in","1atchout",pu1y).path.dx(3).y(bl..4)xthefly; 
1175 wire ("drivelin","flx",poly) .path.y(bus2-8) .dx(-1) .dy(12) .xtheny; 
1176 wire ("fIx"'drive1gt.in",poly).path.y(routbar...4).dx(_2).dy(8).xtheny; 
1177 wire ("drlvelgt.out","drivelout",poly) ; 
1178 wire 
1179 ("drive2in" ,'drive2gt.In" ,poly) .path.y(bus2-4) .dx(-4) .dy(5) .dxy(1,1); 
1180 wire ("drlve2gt.out" ,"drlve2out" ,poly) .path.dxy(1,1) .y(ylim); 
1181 
1182 I pr ground and busses; 
1183 wire ("vcidin","vx',metal) .wiclth 	(4); 
1184 wire ("vx","vddout",metal) .width (4); 
1185 wire ("gndin","gx4",metal); 
1186 wire ("gx4",'gxlfork",metal) .widt.h 	(4); 
1187 wire ("gx1fork","gx2fork,,neta1) .width (4); 
1188 wire ("gx2fork","gx3fork",metal).wirjth (4); 
1189 wire ("gx3fork",gndout,meta1).wicJth (4); 
1190 wire ('gxlfork" ,"gxl " ,metal) .path .ythenx; 
1191 wire ("gx2fork","gx2",metal); 
1192 wire ("gx3fork",gx3",meta1) .path.ythenx; 
1193 wire ("inbus1",bus1x",meta1); 
1194 wire ("buslx","outbusl",metal); 
1195 wire ("inbus2"."bus2x",metal); 
1196 wire ("bus2x","outbus2',metal); 
0 
('.1 
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1202 contact ("tfxl"); contact (tfx2"); contact ("ftxl"); 
1203 contact ("ftx2"); contact ("ttxi"); contact ("ttx2"); 
1204 
1205 
contact ("rxl"); contact ("rx2"); contact ("vx"); contact ("gxl"); 
1206 contact ("gx2"); contact ("gx3"); contact ("gx4"); contact ("busix"); 
1207 
contact ('bus2x"); contact ("toutxl"); contact ("routx2"); 
contact ("cinbarx"); contact ("cbarx"); 
1208 contact ("rbarx").orjentation (1,0); 
1209 contact ("rpullx").orlentatjon (0,-i); 
1210 
1211 1 
1212 place coordinodes 
1213 I 
1214 
1215 I propogate 
1216 place ("propin",NJ point (0,busl-14.5)); 
1217 place ("pbarin",NEW point (0,busl-6.5)); 
1218 
1219 I carry in and propogate and carry in bar 1; 
1220 place ("clnbartfgt.in",NEw point (cinbl,gnd-1)); 
1221 place ("cinbartfgt.out",NEW point (clnbl,grdi-3)); 
1222 place ("cinbartfgt.src",Nq point (cinbl-1,gnc1-f1)); 
1223 place ("cinbartfgt.drn",N 	point (cinbl+1,gnd+J)); 
1224 place ("ptfgt.src",NEW point (cinbl+6,grd+4)); 
1225 place ("ptfgt.drn",NEW point (cinbl+8,gnd+4)); 
1226 place ("ptfgt.in",NEw point (cinbl+7,gnd+6)); 
1227 place ("ptfgt.out",N$ point (clnbl+7,gnd+2)); 
1228 place ("cin",NEW point (0,rxbar+3)); 
1229 place ("cinttgt.in",NEW point (cinx+4,gnd-4)); 
1230 place ("cinttgt.out",NEW point (clnx-4-8,gnd-4)); 
1231 place ("cinttgt.src",NEW point (cinx+7,gnd-3)); 
1232 place ("cinttgt.drn",NEW point (cinx-f7,gnd-5)); 
1233 place ("pttgt.in",NEW point (cinx-I-4,gnd)); 
1234 place ("pttgt.out",NEW point 	(cinx-J-R,gnd)); 
1235 place ("pttgt.src",NIw point (cinx+7,gnd-tl)); 
1236 place ("pttgt.drn",NEW point (cinx-4-7,gnd-1)); 
1237 
1238 I carry in bar 2; 
1239 place ("cinbar",NEW point (0,rxbar-7)); 
1240 place ("cinbarx",pjEw point (rst-7,rxbar-6)); 
1241 place ("cbarfk",NEw point (cinbl,rxbar-7)); 
1242 place ("cbarx",tiEw point (cinbl,gnd-7)); 
1243 place ("cinbarffgt.in ",NEW point (rst-6,rxbar-3)); 
1244 place ("cinbarffgt.out",NEW point (rst-6,rxbar-U)); 
1245 place ("cinbarffgt.src",NEW point (rst-7,rxbar)); 
1246 place ("cinbarffgt.drn",Niw point (rst-5,rxbar)); 
1247 place ("pbarffgt.in",N.j point (rst-2,rxbar+1)); 
1248 place ("p&arffgt.out",u 	point (rst-2,rxbar-3)); 
— 
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1219 place ("pbarffgt.src",NEW point (rst-3,rxbar)); 
1250 place ("pbarffqt.drn",NEW point (rst-1,rxbar)); 
1251 
1252 I carry in and proçogate inverse; 
1253 place ("cinftgt.in",NEW point (rst-10,ftbar-2)); 
1254 place ("clnftgt.out",NEW point (rst-10,ftbar+2)); 
1255 place ("cinftgt.src",NEW point (rst-1l,ftbar)); 
1256 place ("cinftgt.drn",NFI.l point (rst-9,ftbar)); 
1257 place ("pbarftgt.in",NEW point (rst-6,ftbar+2)); 
1258 place ("pbarftgt.out",Nw point (rst-6,ftbar-2)); 
1259 place (pbarftgt.src",NEw point (rst-7,ftbar)); 
1260 place ("barftgt.drn",NEw point (rst-5,ftbar)); 
1261 
1262 1 result controls; 
1263 place ("rffin",NEW point (rst+2,0)); 
1264 place ("rffgt.in",NEw point (rst+2,rxbar-3)); 
1265 place ("rffgt.out",NEw point (rst+2,rxbar4-1)); 
1266 place ("rffgt.src",NEw point (rst+1,rxbar)); 
1267 place ("rffgt.drn",NEw point (rst+3,rxbar)); 
1268 place ("rffout",NEW point (rst+2,ylIm)); 
1269 
1270 I 	result controls - tf; 
1271 place ("rtfin",NEW point (tfin,0)); 
1272 place ("rtfgt.in",NEW point (tfIn,tfbar-2)); 
1273 place ("rtfgt.out",NEW point (tfin,tfbar+2)); 
1274 place ("rtfgt.src",NEW point (tfin4-1,tfbar)); 
1275 place ("rtfgt.drn",NEW point (tfln-1,tfbar)); 
1276 place ("rtfout",NEW point (tfln,ylim)); 
1277 
1278 1 result controls - Et; 
1279 place ("rftin",NEW point (ftin,O)); 
1280 place ("rftgt.in",NEW point (ftin,ttbar-2)); 
1281 place ("rftgt.out",NEW point (ftin,ttbarl-2)); 
1282 place ("rftgt.src",NEW point (ftin-1,ttbar)); 
1283 place ("rftgt.drn",NEW point (ftinl-1,ttbar)); 
1284 place ("rftout",NEW point (ftin,ylim)); 
1285 
1286 I result controls - tt; 
1287 place ("rttin",NEW point (ttin,0)); 
1288 place ("rttgt.in",NEW point (ttln,ttbar-2)); 
1289 place ("rttgt.out",NEW point (ttin,ttbar+2)); 
1290 place ("rttgt.src",NEW point (ttin+l,ttbar)); 
1291 place ("rttgt.drn",NEW point (ttln-1,ttbar)); 
1292 place ("rttout",NEW point (ttin,ylim)); 
1293 
1294 1 	result inverter pull up; 
1295 place ("rpull.drn",NEW point (din2,rxbar-15)); 
1296 place ("rpull.src",NEW point (din2,rxbar-1)); 
1297 place ("rpullx",NEW point (din2,rxbar-1)); 
1298 
1299 I latch controls; 
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1301 place ("latchgt.In",NEw point (latch-1,gnd)); 
1302 place ("latchgt.out",NF.w point (latch-3,grv.-1)); 
1303 place ("latcgt.src",NEw point (latch-2,gnd+1)); 
1304 place ("latchgt.drn",NEW point (latch-2,gnd-1)); 
1305 place ("latchout",NEW point (latch,yllm)); 
1306 
1307 I drive bus 1 controls; 
1308 place ("drivelin",NFw point (drl,0)); 
1309 place ("fix",NEW point (drl,grd)); 
1310 place ("drivelgt.In',NEW point (drl,busl-2.5)); 
1311 place ("drivelgt.out",NEW point (drl,busl+3.5)); 
1312 place ("drivelgt.src",NIw point (drl-fl,busl)); 
1313 place ("drlvelgt.drn',NEW point (drl-1,busl)); 
1314 place ("drivelout",NEW point (drl,ylim)); 
1315 
1316 I drive bus 2 controls; 
1317 place ("drive21n",NEW point (dr2+1,0)); 
1318 place ("drive2gt.ln",NEw point (dr2-2,bus2+2)); 
1319 place ("drIve2gt.out",N 	point (dr2,bus2+10)); 
1320 place ("dr!ve2gt.src',Nal point (dr2-2,bus2+6)); 
1321 place ("drive2gt.drn",NEw point (dr2,bus2+6)); 
1322 place ("drive2oul",NEw point (dr2+1,yllm)); 
1323 
1324 I 	result Inversion; 
1325 place ("rbarx",NEW point (ttin+6,tfbar-7)); 
1326 place ("rbargt.in,NEw point (tt!nl-8,tfbar-2)); 
1327 place ("rbargt.out",NEW point (ttln1-8,tfbar+8)); 
1328 place ("rbargt.src",NEW point (ttirtl-7,tfbar)); 
1329 place ('rbargt.drn",NEW point (ttln4-9,tfbar)); 
1330 
1331 I output to busses; 
1332 place ("routxl",NEW point (tt!n+12,tfbar)); 
1333 place ("routx2",NEW point (drl4-2,tfbar)); 
1334 
1335 I horizontal carry/propogate to result selection; 
1336 place ("tfxl",NEW point (clnx4-3,tfbar-3)); 
1337 place ("tfx2",NEW point (tfln+4,tfbar)); 
1338 place (ftx1",NEW point (rst-2,ftbar)); 
1339 place ("ftx2",NEW point (tfln*-4,ftbar)); 
1340 place ("ttxl",NEW point (rst-7,ttbar-1)); 
1341 place ('ttx2"NEW point (ttlffl-6,ttbar)); 
1342 place (rtfork",NE 	point (ftln-I-3,ttbar)); 
1343 place ("rxl",NEW point (rst-I-6,rxbar)); 
1344 place ("rx2",NEW point (ftin+4,rxbar)); 
1315 
1346 I power and ground; 
1347 place ("vddin",NEW point (0,vdd)); 
1348 place ("vx",NEW point (din2,vdd)); 
1349 place ('vddout",NEw point (xlim,vdd)); 
1350 place ("gndln",NEW point (0,gnd)); 
1351 place ("gxl",NEW point (rst-14,rxbar+1)); 
1352 place ("gx2",NFw point (clnx4-8,Etbar--3)); 
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1353 	 place ("gx3",NEW point (ttin+4,tfbar)); 
1354 place ("gx4',NEW point (2,gnd)); 
1355 	 place ("gndout",NEw point (xlim,gnd)); 
1356 place ("gxlfork",NEW point (cinx+5,gnd)); 
1357 	 place ("gx2fork",NEl point (cinx+8,grK3)); 
1358 place ("gx3fork",NEW point (ttin-2,gnd)); 
1359 
1360 	 1 busses; 
1361 place ("inbusl",NEW point (0,busl)); 
1362 	 place ("buslx",NEW point (drl-4,busl)); 
1363 place ("outbusl",NEW point (xlim,busl)); 
1364 	 place ("inbus2",NEW point (0,bus2)); 
1365 place ("bus2x",NEW point (dr2+2,bus2)); 
1366 	 place ("outbus2",NEW point (xlim,bus2)); 
1367 
1368 	END of aluoutputstage; 
1369 
1370  
1371 	I 	 bit slice of 2*menory+input+carry+output 
1372 
1373 
1374 	blockdef CLASS oin2bitslice (men1,men2, inp,car,outp,tmen,type); 
1375 REF (mencell) meul,meii2; REF (aluinputdef) lnp; 
1376 	REF (alucarrychaindef) car; 
1377 REF (aluoutputdef) outp; TEXT type; BOOLEAN tmen; 
1378 	BEGIN 
1379 INTEGER I ,xlim; 
1380 	 REF (mencell) men; 
1381 
1382 	 I set text name of cell definition; 
1383 nameblock (conc (alus1ice.",type)); 
1384 
1385 	 I set bounding box; 
1386 xlim:1F tmen THEN menl.xllnH-mem2.xllm ELSE 
1387 	 inp.xllm+car.xlim+outp.xlim; 
1388 blockboundbox (0,0,xlim,ylim); 
1389 
1390 	 1 pin specification; 
1391 
1392 	 I horizontal; 
1393 pin ("vddin"); pin ("vddout"); pin ("gndin"); pin ("gndout"); 
1394 	 pin ("inbusl"); pin ("outbusl"); pin ("inbus2"); pin ("outbus2"); 
1395 
1396 	 I vertical; 
1397 
1398 	 IF tmen MEN BEGIN 
1399 pin ("zout"); pin ("zbarout"); pin ("zoverout"); 
1400 	 pin ("zbaroverout"); 
1401 I memory cells 1 and 2; 
1402 	 FOR i:=l STEP 1 UNTIL 2 DO BEGIN 
1403 pin (sl ("rdmeninl",I)); pin (sl("rdmenoutl",i)); 
1404 	 pin (sl("rdmen1n2",1)); pin (sl("rdinenout2",I)); 
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1405 pin (sl("drmeninl",i)); pin (sl("dmanoutl",i)); 
1106 pin (s1("drmnin2",1)); pin (sl("dnnmnout2",i)); 
1407 pin 	(si("refin",i)); 	pin (si("refout",1)); 
1108 pin (sl("vddinvin",i)); pin (sl("vddinvout",i)); 
E25 1409 END; 
1410 
B26 E24 1411 END ELSE BEGIN 
1412 pin ("am"); pin ("abarin"); pin ("bin"); pin ("bbar!n"); 
1413 
1414 ! 	input cell; 
1415 pin ("pffin"); pin ("pffout"); pin ("pttin"); pin ("pttout"); 
1416 pin ("kttin"); pin ("kttout"); pin ("Win"); pin ("ktfout"); 
1417 pin ("ptfln"); pin ("ptfout"); pin ("pftin"); pin ("pftout"), 
1118 pin ("Min"); pin ("kftout"); pin ("kff!n"); pin ("kffout"); 
1419 pin ("vddinpuut"); pin ("vddinpin"); 
1420 
1421 I carry cell; 
1122 pin ("vddcaroutl"); pin ("vddcar!nl"); pin ("vddcarout2"); 
1423 pin ("vddcarin2"); 
1424 pin ("vddcarout3"); pin ("vddcar!n3"); 
1425 pin ("cm"); pin ("cout"); pin ("prein"); pin ("preout"); 
1426 
1427 I output cell; 
1428 pin ("rff!n"); pin ("rffout"); pin ("rtfin"); pin ("rtfout"); 
1129 pin ("rftin"); pin ("rftout"); pin ("rttin"); pin ("rttout"); 
1430 pin ("latchin"); pin ("latchout"); 
1431 pin ("drlresin"); pin ("driresout"); pin ("dr2resin"); 
1432 pin ("dr2resout"); 
1433 
E26 1434 END; 
1435 
827 1436 IF tmms THEN BIlllN 
1437 I instance 2 memory cells; 
828 1438 FOR i:=1 STEP 1 UNTIL 2 DO BEGIN 
1439 mm:-IF 1=1 THEN meal ELSE men2; 
1440 blockinst (Si ("men",!) ,men,NEW transform (NC*IE).translatedby 
1441 (NEW point ((i_i)*men.xlim,O))); 
E28 1442 END; 
829 E27 1443 END ELSE BEGIN 
1444 
1445 
1446 I Instance input carry and output; 
1447 blockinst ("input",inp,NEW transform (NCUE).translatedby 
1448 (NEW point (0,0))); 
1449 blockinst ("carry",car,NEW transform (NONE) .translatedby 
1450 (NEW point (1np.xlim,0))); 
1451 blocki nst ("output" ,outp,NEW transform (NONE) translatedby 
1452 (NEW point (inp.xllml-car.xlim,O))); 
E29 1453 END; 
1454 
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830 1457 IF tejman MEN BEGIN 
1458 I power; 
1159 wire ("vddin,"ms(1) .vddin",metai); 
1460 wire (m9n(1).vddout","men(2).vdci1n",meta1) ; 
1461 wire ("mem(2).vddout","vddout",metal); 
1331 E30 1462 END ELSE BEGIN 
1463 wire (vddin","1nput.vddin",meta1); 
1461 wire ("input.vddout","carry.vddin",metal); 
1465 wire ("carry.vddout","outp.jt.vdçjin",metal); 
1466 wire ("output.vddout" ,"vddout" ,metal); 
E31 1467 END; 
1468 
1469 I ground; 
832 1470 IF tinecn THEN BEGIN 
1471 wire (gndin","mn(1).gnd1n",meta1); 
1172 wire ("mem(1).gncJout","mn(2).gndin",meta1); 
1473 wire ("mem(2).grIout","gndout",meta1); 
B33 E32 1474 END ELSE 8FEIIN 
1475 wire ("gndin","input.gn31n",metal); 
1476 wire ("input.gndout" ,"carry.gndin",metal); 
1477 wire ("carry.gndout","output.gndin",metal); 
1478 wire ("output.gndout" ,"gndout",metal); 
E33 1479 END; 
1480 
1481 I bus 1; 
1334 1482 IF tnn THIN BEGIN 
1183 wire ("inbusl","mem(1),Inbusl",metal); 
1481 wire ("mn(1) .outbusP,"mem(2) .inbusl",metal); 
1485 wire ("mem(2) .outbusl","outbusl",metal); 
1335 E34 1486 END ELSE BEGIN 
1487 wire ("Inbusl","input.lnbusl",metal); 
1488 wire ("Input.outbusl","carry.Inbusl",metal); 
1489 wire (carry.outbus1","output.1nbus1",meta1); 
1190 wire ("output.outbusl","outbusl",metal); 
E35 1491 END; 
1492 
1493 I bus 2; 
B36 1494 IF tmn MEN BEGIN 
1495 wire ("Inbus2","mn(1).inbus2",meta1); 
1496 wire ("mem(1) .outbus2",mn(2) .Inbus2",metal); 
1497 wire ("mem(2).outbus2","outbus2",metal); 
1337 E36 1498 END ELSE BEGIN 
1499 wire ("inbus2","input.inbus2,meta1); 
1500 wire ("input.outbus2","carry.inbus2",metal); 
1501 wire ("carry.outbus2","output.inbus2",metal); 
1502 wire ("output.outbus2,"outbus2',meta1); 
E37 1503 END; 
1504 
1505 I connect up mm(1) 	to man(2); 
1338 1506 IF tejmem THEN BEGIN 
1507 wire ("men(1) .zoverout","mem(2) .zoverin",metal); 
1508 wire ('mn(1) .zbaroverout","mem(2) .zbaroverin",metal); 
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1509 wire 	(inn(1).outdrbus2",'inn(2).indrbus2",diff); 
1510 
1511 1 connect men(2) to input; 
1512 wire ("mn(2) .zoverout" ,"zoverout" ,metal); 
1513 wire ("mn(2) .zbaroverout","zbaroverout",metal); 
1514 wire ("rnn(2).zout","zout",meta1); 
1515 wire ("mn(2) ,zbarout',"zbarout",metal); 
E38 1516 END; 
1517 
839 1518 IF NOT tmeqn ThEN BEGIN 
1519 I Cc1INECT DATA INPUTS; 
1520 wire ("aln","input.ain",metal); 
1521 wire ("bln",'input.bin",metal); 
1522 wire ("abarin","input.abarin",metal); 
1523 wire ("bbarin""input.bbarin" ,metal); 
1524 
1525 1 connect input to carry; 
1526 wire ("input.kbar","carry.kbar",poly); 
1527 wire ("input.pbar","carry.pbar",poly); 
1528 
1529 I connect carry to output; 
1530 wire ("carry.pout","output.propin",poly); 
1531 wire ("carry.pbarout" ,"output.pbarin" ,poly), 
1532 wire ("carry.carout" ,'output.cin" ,poly); 
1533 wire ("carry.cbarout","output.cinbar" ,metal); 
E39 1534 END; 
1535 
840 1536 IF tmem THEN BEGIN 
1537 I memory cells; 
1538 
841 1539 FOR 1:=1 STEP 1 UNTIL 2 DO BEGIN 
1540 wire (sl("rdmeninl",i) ,conc(s1("mn",i) ,".rdinbusl") ,poly); 
1541 wire (s1('rdmnout1",1),conc(s1(mn",i),".rdoutbus1"),po1y); 
1542 wire (s1("rdmnin2",i) ,conc(s1("mn",i) ,.rdinbus2") ,poly); 
1543 wire (s1("rdmnout2",i),conc(s1("mem",i),'.rdoutbus2"),po1y); 
1544 wire (s1("c3rmnInl",i) ,conc(sl("mem",i) ,".drinbusl") ,poly); 
1545 wire (sl("dn 	nout1",i),conc(sl("mn",i),".droutbus1') .poly): 
1546 wire (sl("drmeuin2",I) ,conc(s1("mu",i) ,".drinbus2"),poly); 
1547 wire (SI ("drmnout2",I) ,conc(sl("maii",i) ,".droutbus2") ,poly); 
1548 wire 	(sl("refin",i) ,conc(s1(rnn",i) ,".reuin") ,poly); 
1549 wire (sl("refout",i) ,conc(s1("mn",i) ,".refout") ,poly); 
1550 wire (s1("vddInvin',I),conc(sl("mn",i),".vddinv1n"),diff); 
1551 wire (sl("vdciinvout",i) ,conc(sl("mem",I) ,".vddinvout") ,diff); 
E41 1552 END; 
842 E40 1553 END ELSE 8IXMN 
1554 
1555 I connect Input cell pins; 
1556 wire ("pffin","Input.pffin",poly); 
1557 wire ("pffout","input.pffout",poly); 
1558 wire (pttin',"input.pttin,po1y); 
1559 wire ("pttout","input.pttout" ,poly); 
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("kttout" ," input.kttout" ,poly); 
("ktfin" ," input.ktfin" ,poly); 
("ktfout" ," input.ktfout" ' poly); 
("Ptfin","Input.ptfln",poly); 
("ptfout"," Input .ptfout" ,poly); 
("pftln" ," Input.pf tin" ,poly); 
("pftout" ,"Input.pf tout" ,poly); 
("kftin" ," lnput.kftin" ,poly); 
("k(tout" ," Input.kftout" ,poly); 
("kffin","lnput.kffin" ,poly); 
("kffout" ,"input.kffout" ,poly); 
("vddlnpout" ,"input.vddiffout",djff); 
("vddinpin" ," Input.vddiffln" ,diff); 





















wire ("latchout" ,"output.latchout" ,poly); 
wire ("drlresin","output.drivelin",poJy); 




I place pins physically; 
I horizontal busses; 
IF tesnn THEN place ("vddln",positlon ("mn(l).vddin")) 
ELSE place ("vddin",posltion ("input.vddin")); 
IF NCYF temetn ThEN place ("vddout" ,posl tion ("output.vddout")) 
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1613 IF tmetn THEN place ("gndin",posltion ("men(l).grvJin')) 
1614 ELSE place ("gndin",position ("input.gndln')); 
1615 IF NOT tmein THEN place ("gndout,posItIon ("output.grr]out")) 
1616 ELSE place ("gndout" ,positlon ("mem (2) .gndout")); 
1617 IF tmem THEN place ("inbusl",positlon ("men(l).inbusl")) 
1618 ELSE place ("Inbusl",positlon ("input.inbusl")); 
1619 IF NOT tmem THEN place ("outbusl", post tion ("output.outbusl")) 
1620 ELSE place ("outbusl",positlon ("metn(2).outbusl")); 
1621 IF tmem THEN place ("Inbus2",posltion ("mem(l).inbus2")) 
1622 ELSE place ("inbus2",position ("lnput.inbus2")); 
1623 IF NOT tjnem THEN place ("outbus2",position ("output.outbus2")) 
1624 ELSE place ("outbus2",posltion ("mem(2).outbus2")); 
1625 
843 1626 IF tomem THEN BIN 
1627 place ("zoverout" ,posltlon ("mem(2).zoverout")); 
1628 place ("zbaroverout",posltion ("mem(2) .zbaroverout")); 
1629 place ("zout",position ("mn(2).zout")); 
1630 place ("zbarout",positlon ("mem(2).zbarout")); 
844 E43 1631 END ELSE BEGIN 
1632 place ("ain"pos1tion ("INPUT.AIN")); 
1633 place ("bin",position ("input.bin")); 
1634 place ("abarin",posltion ("input.abarin")); 
1635 place ("bbarin",positlon ("input.bbarin")); 
E44 1636 END; 
1637 
1638 Ivertical control lines and cower fixes; 
1639 
B45 1640 IF ts,me,n THEN F3EX3IN 
1641 I memory cells; 
1642 
B46 1643 FOR i:=l STEP 1 UNTIL 2 Do RIflIN 
1644 place (sl("rdmemlnl",i) ,posltlon 
1645 (conc(sl("mEn",i) ,".rdinbusl"))); 
1646 place (sl("rdmemoutl",1) ,positlon 
1647 (conc(sl("mem",i) ,".rdoutbusl"))); 
1648 place (sl("rdmem1n2",1) ,posltion 
1649 (conc(s1("men"i) ,".rdinbus2"))); 
1650 place (sl("rdmemout2",I) ,position 
1651 (conc(sl("mem",i) ,".rdoutbus2"))); 
1652 place (sl("dnneninl",l) ,posltlon 
1653 (conc(sl("mmn",i) ,".drinbusl"))); 
1654 place (sl("drmemoutl",i) ,posltion 
1655 (conc(sl("mem",i) ,".droutbusl"))); 
1656 place (sl("cirinmnin2",I) ,positlon 
1657 (conc(sl("mem",1) ,".drinbus2'))); 
1658 place (si("drmmnout2",1) ,posftion 
1659 (conc(sl('mmn",!),".droutbus2"))); 
1660 place (sl("refin",I) ,posltlon (conc(sl("mn",i) ,".refln"))); 
1661 place (sl("refout",1),posltion (conc(sl("mem",i),".refout"))); 
1662 place (sl("vddinvin",1) ,posltlon 
1663 (conc(sl("mem",i),".vddinvin'))); 
1664 place (sl("vddinvout",i),posltion 
0 
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1665 (conc(s1(mn",1) ,".vddinvout"))); 
E46 	1666 END; 
847 E45 	1667 END ELSE BEGIN 
1668 
1669 1 place input cell pins; 
1670 place ("pffin",position ("Input.pffln")); 
1671 place ("pffout",position ("input.pffout")); 
1672 place ("pttin",posltlon ("input.pttin)); 
1673 place ("pttout",posltion ("input.pttout")); 
1674 place ('kttin",posltion ("input.kttin")); 
1675 place ("kttout",posltion ("input.kttout")); 
1676 place ("ktfin",posltion ("lnput.ktfin")); 
1677 place ("ktfout",positlon ("!nput.ktfout")); 
1678 place ("ptfin",position ('input.ptf1n")); 
1679 place ("ptfout",posltion (9nput.ptfout)); 
1680 place ("pftin",position ("input.pftin")); 
1681 place ("pftout",position ("input.pftout)); 
1682 place ("kftin",pos!tlon ("lnput.kftln")); 
1683 place ("kftout",position ("Input.kftout')); 
1684 place (kffin",posit1on ("input.kf(ln')); 
1685 place ("kffout" ,position ("input.kffout")); 
1686 place ("vddlnpout" ,positlon ("lnput.vddiffout")); 
1687 place ('vddinpin",posltlon ("!nput.vddlffln")); 
1688 
1689 I place carry cell pins; 
1690 place ("vddcaroutl",posjtlon ("carry.vdd!ffoutl")); 
1691 place ("vcklcarinl",pos!Uon ("carry.vddiffinl")); 
1692 place ("vddcarout2" ,posltion ("carry.vddiffout2")); 
1693 place ("vddcarin2",posltlon ("carry.vddiffin2")); 
1691 place ("vddcarout3",position ("carry.vddiffout3")); 
1695 place ("vddcarin3",pos!tion ("carry.vdd1ff!n3)); 
1696 place ("cin",position (carry.cin")); 
1697 place ("cout",position ("carry.cout")); 
1698 place ("pre!n",posit!on ('carry.prein")); 
1699 place ("preout",position ("carry.preout)); 
1700 
1701 I place output cell pins; 
1702 place ("rffln',posltlon ("output.rffln")); 
1703 place ("rffout" ,position ("output.rffout")); 
1704 place ("rtfin",pos!tlon ("output.rtfin")); 
1705 place ("rtfout",posltion ("output.rtfout")); 
1706 place ("rftin",position ("output.rftln")); 
1707 place ("rftout",position ("output.rftout")); 
1708 place ("rttin",posltion ("output.rttin")); 
1709 place ("rttout",posjtjon ("output.rttout")); 
1710 place (latchin",posIt1on ("output.latchin")); 
1711 place ("latchout",position ("output.latchout")); 
1712 place ('drlresin",positlon ("output.drivelln")); 
1713 place ("driresout" ,position ("output.drivelout")); 
1714 place ("dr2resin",posltion ("output.drlve2!n")); 
1715 place ("dr2resout" ,posltlon ("output.drlve2out")); 
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£23 1717 END of om2bitslice; 
1718 
1719 
1720 1 	array of tt12 bit slices 
1721 
1722 
1723 blockdef CLASS om2alndef (yrep,s1ice,twmn,type); 
1724 VAWE yrep,type; INTEGER yrep; TEXT type: REF (c*n2bitslice) slice: 
1725 BOOLEAN tmem; 
848 1726 BEGIN 
1727 INTEGER i,j; 
1728 TEXT lastslice,lastslicedot; 
1729 REF (point) vddinc; 
1730 
1731 I set text name of cell definition; 
1732 nameblock (cone ("un2alu.",type)); 
1733 
1734 I set block bounding box; 
1735 blockboundbox (0,0, slice.xlim,ylim*yrep) ; 
1736 
1737 
1738 I pin specification 
1739 
1740 
1741 I horizontal; 
849 1742 FOR i:=1 STEP 1 UNTIL yrep W BEGIN 
1743 pin (sl("vddin",i)); 	pin (sl("vddout",i)); 	pin (sl("gndin",i)); 
1744 pin (sl("grxiout",i)); pin (sl("lnbusl",i)); pin (sl("outbusl",i)); 
1745 pin (sl("inbus2",i)); pin (sl("outbus2",i)); 
E49 1746 END; 
1747 
1748 1 extra vdd line at top; 
1749 pin (sl("vddin' ,yrep+l)); pin (sl("vddout",yrep+l)); 
1750 
1751 I vertical pins - as for bit slice; 
1350 1752 IF tmem ThEN BEGIN 
1753 I memory cells 1 and 2; 
B51 1754 FOR i:=1 STEP 1 UNTIL 2 DO BEGIN 
1755 pin 	(si 	("rclmamini",i)); 	pin 	(sl("rdmemoutl',i)); 
1756 pin (sl('rdmemin2",1)); 	pin (sl("rdmemout2",i)); 
1757 pin (sl("drmmnlnl",i)); 	pin (sl("drmenoutl",i)); 
1758 pin (sl('drmemin2',i)); 	pin (sl("drmmnout2",i)); 
1759 pin 	(sl('refin",i)); 	pin 	(sl("refout",l)); 
1760 pin (sl("vddinvin",i)); pin (sl("vddinvout",i)); 
£51 1761 END; 
1762 
B52 £50 1763 END ELSE BEGIN 
1764 
1765 I 	input cell; 
1766 pin ("pffin"); pin ("pffout"); pin ("pttin"); pin ("pttout"); 
1767 pin ("kttin"); pin ("kttout"); pin ("Win"); pin ("ktfout"); 
1768 pin (ptfin"); pin ("ptfout"); pin ("pftin"); pin ("pftout"); 
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1769 pin ("kftin"); 	pin ("kftout"); pin ("kffin"); pin ("kffout"); 
1770 pin ("vddinpout"); pin ("vddinpin"); 
1771 
1772 I carry cell; 
1773 pin ("vddcaroutl"); pin ("vddcarinl"); pin ("vddcarout2"); 
1774 pin ("v&lcarin2'); 
1775 pin ("vddcarout3"); pin ("vddcar!n3"); 
1776 pin ("cm"); pin ("cout"); pin ("prein"); pin ("preout"); 
1777 
1778 2 output cell; 
1779 pin ("rffin"); pin ("rffout"); pin ("rtfin"); pin ("rtfout"); 
1780 pin ("rfUn"); pin ( " rftout " ); pin ("rttin"); pin ("rttout"); 
1781 pin ("latchin"); pin ("latchout"); 
1782 pin ("driresin"); pin ("driresout"); pin ("dr2resin"); 
1783 pin ("dr2resout"); 
E52 1784 END; 
1785 
1786 1*1*12*! 1*11*21*12*22*22*! 1 * 11 * 12 * 22 * 2*22*22*22*2*22*! 2*21*22* ; 
1787 I 	 alu bit slice instncing 
1788  
1789 
1790 FOR i:=1 STEP 1 UNTIL yrep DO 
1791 blockinsi (sl 	("sllce",i),slice, NEW transform (NONE). 
1792 translatedby (NEW point (0,(i_l)*yllm))); 
1793 
1794 lastslice:-copy (sl("slice",yrep)); 
1795 lastslicedot:-copy (conc(lastslice,".")); 
1796 
1797 I wire in top vdd line; 
053 1798 IF tmmn THEN BEGIN 
1799 wire (sl("vdd1n",yrep1),"mvx1",mel).width(4); 
1800 wire ("mmnvxl",conc(lastsljce,".vddinvout(1)") ,diff); 
1801 wire ("mmvx1","mvx2",metal) .wiclth(4); 
1802 wire ("mmnvx2",conc(lastsljce,".vddjnvout(2)") ,dlff); 
1803 wire ("memvx2",sl("vddout" ,yrep4-1) ,metal) .wldth(4); 
054 E53 1804 END ELSE J3FXIIN 
1805 wire (s1("vddin",yrepi-l) ,"inpvx",metal); 
1806 wire ("Inpvx",conc(lastslIce,".v&linpmn")diff); 
1807 wire ("inNx","carvxl",metal)wldth(4); 
1808 wire ("carvxl",conc(lastslice,".vddcarinl") ,diff); 
1809 wire ("carvxl","carvx2",metal).width(4); 
1810 wire ("carvx2",conc(1astslice,.vjcarin2n)diff); 
1811 wire ("carvx2","carvx3",metal) .width(4); 
1812 wire 
1813 wire ("carvx3",s1("vddout",yrepl),meth1) .width(4); 
E54 1814 END; 
1815 
1816 I vertical bussing - control lines to pins; 
1817 
1818 I memory; 
B55 1819 IF tmmn WEN BEGIN 
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1821 wire 	(s1("rdrnnln1",I),conc("slice(1).",s1("rdmemin1",I)),poly); 
1822 wire (s1("rdmnin2",i),conc("s1lce(1).",s1(rdmnin2",l)),po1y}; 
1823 wire (s1("drmnin1",1),conc("s1ice(1).",s1("drmanin1",i)),po1y); 
1824 wire 	(s1("drinnin2",i),conc("s1ice(1).",s1("drmnin2',l)),po1y); 
1825 wire 	(s1("refin",i),conc("s1lce(1).",s1("refin,i)),po1y); 
1826 
1827 wire 




1832 (s1("drmnout1",l) ,conc(lastsllcedot,sl("drmeinoutl",!)) ,poly); 
1833 wire 
1834 (s1("drmnout2",l) ,conc(1asts1icec1ot,s1('drmnout2",i)) ,poly); 
1835 wire (s1("refout",I) ,conc(lastsllcedot,sl("refout",i)),poly); 
E56 	1836 END; 
B57 E55 	1837 END ELSE 8EXIIN 
1838 
1839 I 	input; 
1840 wire 	("pff1n","s1ice(1).pffin,po1y); 
1841 wire ('pttin","slice(l).pttin",poly); 
1,842 wire ('kttin","slice(l).kttin",poly); 
1843 wire 	("ktfin","slice(1).ktfin",poly); 
1844 wire 	("ptfln" ,"slice(1) .pt[in" ,poly); 
1845 wire 	('pftin,"s1ice(1) .pftin",poly); 
1846 wire ("kftin","slIce(1).kftin",poly); 
1847 wire 	("kffin","slice(1).kffin",poly); 
1848 
1849 wire ("pffout" ,conc(lastslice,"pffout") ,poly); 
1850 wire ("pttout",conc(lastslice,"pttout") ,poly); 
1851 wire ("kttout",conc(lastslice,"kttout") ,poly); 
1852 wire ("ktfout",conc(lastslice,"ktfout"),poly); 
1853 wire ("ptfout" ,conc(1asts1ice,ptfout") ,poly); 
1854 wire ("pftout",conc(lastsllce,"pftout") ,poly); 
1855 wire (kftout" conc(1asts1ice,kftout") ,poly); 
1856 wire ("kffout ,conc(lastslice,"kffout") ,poly); 
1857 
1858 I 	carry; 
1859 wire 	("cin","slice(l).cin',diff); 
1860 wire ("cout",conc(lastslice,".cout") ,dIff); 
1861 wire ('prein","slice.prein",poly); 
1862 wire ("preout" ,conc(lastslice,"preout") ,poly); 
1863 
1864 I output; 
1865 wire 	("rffin","slice(l) .rffin",poly); 
1866 wire 	("rtfln","slice(l).rtfin",poly); 
1867 wire ("rftin","slice(l).rftin",poly); 
1868 wire 	("rttin","slice(l).rttin",poly); 
1869 wire ("latchin","sllce(l) .latchin",poly); 
1870 wire ("drlresin","slice(l) .drlresin",poly); 
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1873 wire ("rffout" ,conc(lastsllce,".rffout") ,poly); 
1874 wire ("rtfout",conc(lastsljce,".rtfout') ,poly); 
1875 wire ('rftout',conc(1asts1ice,".rftout") ,poly); 
1876 wire ('rttout',conc(lastslice,'.rttout") ,poly); 
1877 wire ("latchout",conc(lastsllce,".latchout") ,poly); 
1878 wire ("driresout" ,conc(lastslice,".drlresout") ,poly); 
1879 wire ("dr2resout" ,conc(lastslice,".dr2resout") ,poly); 
E57 1880 END; 
1881 
1882 1 connect UP Internal vertical control lines; 
1358 1883 FOR l:=1 STEP 1 UNTIL yrep-1 DO BEGIN 
1884 
1885 I memory; 
859 1886 IF t4nn 'ITIEN BEGIN 
1887 
1360 1888 FOR j:1 STEP 1 UNTIL 2 DO 8WIN 
1889 
1890 wire (conc(sl("slice",j) ,".",s1("rdmnout1",j)) 
1891 conc(sl("sllce",i+1),".",sl("rcjnjn1,j)) ,poly); 
1892 wire (conc(s1("sllce",j) ,".",sl("rdmernout2",j)), 
1893 conc(s1("slice",l+1),".",s1("rdmin2",j)) ,poly); 
1894 wire (conc(sl("slfce",j) ,".",s1("drmnout1",j)) 
1895 conc(sl("sllce",I+l),".",sl("cimeninl",j)),poly); 
1896 wire (conc(sl("sllce",i),".",s1("drmemout2",j)), 
1897 conc(s1("slice",1+J),".",s1("drmnjn2",j)) ,poly); 
1898 wire (conc(sl("sllce",l) ,".",sl("refout",j)) 
1899 conc(1("s1lce",1-i-1) ,".",sl("refln",j)) ,poly); 
E60 1900 END; 
861 E59 1901 END ELSE RFXIN 
1902 
1903 I 	input; 
1904 
1905 wire 












1918 (conc(sl ("slice",!) ,".pt(out") ,conc(sl("slice",l+1),".ptffn") 
1919 poly); 
1920 wire 
1921 (conc(sl("sllce",j) ,",pftout") ,conc(sl("sllce",ii-l) ,".pftln") 
1922 poly); 
1923 wire 





1927 (conc(s1("sljce,j) ,".kffout") ,conc(sl("s1ice",i+l),'.kffjn) 
1928 poly); 
1929 
1930 I carry; 
1931 





1937 I output; 
1938 wire 











1950 wire (conc(sl("slice',l),".latchout"),conc(sl("sljce",j+l), 
1951 ".latchin") ,poly); 
1952 wire (conc(s1("s11ce",i),.dr1resout"),conc(s1("s1ice",i+1), 
1953 ".drlresln") ,poly); 
1954 wire (conc(sl("slice",I) ,".dr2resout") ,conc(sl("slice",1+1) 




1959 I put In contacts; 
1960 IF tmm THEN BEGIN 
1961 contact ('memvxl"); contact ("memvx2"); 
1962 END EWE BEGIN 
1963 contact ("inpx"); 
1964 contact ("carvxl"); contact ("carvx2"); contact ("carvx3"); 
1965 END; 
1966 
1967 1 ********************************************************** 
1968 I place pins physically; 
1969 
1970 
1971 I horizontal busses; 
1972 FOR I:=1 STEP 1 UNTIL yrep IX) BEX3IN 
1973 place (sl("vcldln",I) ,position 	(conc(sl("slice",i) ,".vddin"))); 
1974 place (sl("vddout",1),position (conc(sl("slice",i),".vddout"))); 
1975 place (sl("gndin",i),positlon (conc(sl("slice",I),".gndin"))); 
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E64 
1977 place (s1('fnbusl",i),positlon (conc(sl("slice",i),".inbusl'))); 
1978 place (sl("outbusl",i),position (conc(sl("slice",i),".outbusl"))); 
1979 place 	(sl("inbus2',i),posit1on (conc(sl("slice",i),".inbus2"))); 
1980 place (sl("outbus2",i),positjon (conc(sl("slice",i),".outbus2"))); 
1981 END; 
1982 place (sl('vddin",yrepl-l) ,NEW point (0,ylim*yrep42)); 
1983 place (s1("vddout,yrep4-l) ,NEW point (slice.xlim,y1im*yrepl2)); 
1984 
1985 Ivertical control lines and power fixes; 
1986 
1987 I memory cells; 
1988 IF tmem THEN BEGIN 
1989 
1990 FOR 1:rl STEP 1 UNTIL 2 DO BEGIN 
1991 place (sl("rdmn1n1",j) ,position 
1992 (conc("slIce(1).",sl("rdmemjnl',j)))); 
1993 place (sl("rdmnout1",j) ,position (conc(lastslice, 
1994 ".",sl('rdmemotitl",i)))); 
1995 place (s1("rdmnin2",j) ,position 
1996 (conc('slice(l) .",sl('rdmemin2",i)))); 
1997 place (sl(rdmnout2",j) ,position (conc(lastslicedot, 
1998 s1("rdmemout2",i)))); 
1999 place (s1("drmninl",j) ,position 
2000 (conc("slice(l) .",sl("drm€inin1,1)))); 
2001 place (sl("dnnanoutl",j) ,position (conc(lastslicedot, 
2002 sl("drmnoutl",i)))); 
2003 place (sl("drinunin2',i),position 
2004 (conc("sl ice (1) .",sl('dmemin2',i)))); 
2005 place (sl("drmnout2",i) ,posltion (conc(lastslicedot, 
2006 sl("drmenout2",f)))); 
2007 place (s1("refin",1)pos1tion (conc("slice(l).",sl("reffn",i)))); 
2008 place (s1("refout",i) ,posltion (conc(lastslicedot, 
2009 s1("refout,i)))); 
2010 place (sl("vdd1nvin",1) ,position 
2011 (conc("sllce(l) .',sl(°vddinvin",i)))); 




2016 END ELSE BEGIN 
2017 I place Input cell pins; 
2018 place ("pffln",position ("slice(l).pffin)); 
2019 place ('pffout",position (conc(lastslice,".pffout"))); 
2020 place ("pttin",posltion ("slice(l).pttin")); 
2021 place ("pttout" ,position (conc(lasts1ice,'.pttout"))); 
2022 place ("kttin".position ("sllce(l).kttin")); 
2023 place ("kttout',posltlon (conc(lastslice,".kttout"))); 
2024 place ("ktfin"posItion ("slice(l).ktfin")); 
2025 place ("ktfout",posltion (conc(lastslice,".ktfout"))); 
2026 place 	('ptfin",posltion ("sllce(l).ptfin")); 
2027 place ("ptfout" ,position (conc(lastsi Ice,".ptfout"))); 
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2029 place ("pftout",position (conc(lastslice,".pftout"))); 
2030 place ("kft!n",position ('slice(l).kftin')); 
2031 pla ("kftout' ,position (bonc(lastslice,".kftout"))); 
2032 place ("kffln',posltlon ("sllce(l).kffln")); 
2033 place ("kffout",posltion (conc(lastslice,".kffout"))); 
2034 place ("vddlnpout',posltlon ("slice(l).vddinçout")); 
2035 place ("vddinpin" ,position (conc(lastslice,w.vddi npi n l))) ; 
2036 
2037 I place carry cell pins; 
2038 place ('vddcaroutl",position ("slice(l).vddcaroutl")); 
2039 place ("vddcarinl",positlon (conc(lastsllce,".vddcarinl"))); 
2040 place ("vddcarout2,position ("slice(l) .vdcicarout2")); 
2041 place ("vcklcarin2",position (conc(lastslice,'.vddcarin2"))); 
2042 place ("vddcarout3',position ("sl1ce(l).vddcarout3")); 
2043 place ("vddcarin3",position (conc(lastsllce,".vddcarin3"))); 
2044 place ('cin",posltion ("slice(l).cin")); 
2045 place ("cout",positlon (conc(lastslice,".cout"))); 
2046 place ("prein",position ("sllce(l).preln")); 
2047 place ("preout",positlon (conc(lastsllce,".preout"))); 
2048 
2049 I place output cell pins; 
2050 place ("rffin",position ("sl1ce(1).rff1n")); 
2051 place ("rffout",positlon (conc(lastslice,".rffout"))); 
2052 place ("rtfin",positlon ("sllce(l).rtfln")); 
2053 place ("rtfout",posltion (conc(lastslice,".rtfout"))); 
2054 place ("rftln",position ("sllce(l).rftin")); 
2055 place ("rftout",position (conc(lastslice,'.rftout"))); 
2056 place ("rttin",position ("sllce(1).rttln")); 
2057 place ("rttout',position (conc(lastslice,".rttout"))); 
2058 place ("latchin",position ("slice(1) .latchin")); 
2059 place ("latchout",posltlon (conc(lastsllce,".latchout"))); 
2060 place ("drlresin",position ("slice(l).drlvelin")); 
2061 place ("drlresout",position (conc(lastslice,".dr!velout"))); 
2062 place ("dr2resin",position ("sl!ce(l) .drive2!n)); 
2063 place ("clr2resout",position (conc(lastslice,".drive2out"))); 
2064 END; 
2065 
2066 I place power rail contacts; 
2067 vddinc:-NEW point (0,2); 
2068 IF tmn ThEN BXIIN 




2073 END ELSE BIXIIN 
2074 place ("!npvx",position (conc(.1astslIce,.vcJdinpjnN)) .plus(vddinc)); 
2075 place ("carvxl",positlon 
2076 (conc(lastslice,".vddcarinl")).plus(vddinc)); 
2077 place ("carvx2",position 
2078 (conc(lastslice,".vddcarin2")).plus(vddinc)); 
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E69 	2081 
2082 
E48 	2083 	END of om2blockdef; 
2084 
2085 	vdd:2; grd:=40; busl:=66.5; bus2:=10.5; ylim:=73; 
2086 initdefnopt; Initsimopt; malnoptions (defnoptions,simoptlons); 
E2 	2087 	END; 
El 2088 END of progran; 
SWITCHES CHANGED FROM DEFAULT- 
-W NO WARNINGS GENERATED 
ERRORS DETECTED: 
7 TYPE W MESSAGES 
co 
LI) 
C" 
